Home
last modified time | relevance | path

Searched +full:gpio +full:- +full:ranges (Results 1 – 25 of 1066) sorted by relevance

12345678910>>...43

/openbmc/linux/arch/arc/boot/dts/
H A Dabilis_tb101.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
15 bus-frequency = <166666666>;
18 clock-frequency = <1000000000>;
21 clock-mult = <1>;
22 clock-div = <2>;
25 clock-mult = <1>;
26 clock-div = <6>;
31 pctl_tsin_s0: pctl-tsin-s0 { /* Serial TS-in 0 */
34 pctl_tsin_s1: pctl-tsin-s1 { /* Serial TS-in 1 */
37 pctl_gpio_a: pctl-gpio-a { /* GPIO bank A */
[all …]
H A Dabilis_tb100.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
15 bus-frequency = <166666666>;
18 clock-frequency = <1000000000>;
21 clock-mult = <1>;
22 clock-div = <2>;
25 clock-mult = <1>;
26 clock-div = <6>;
31 pctl_tsin_s0: pctl-tsin-s0 { /* Serial TS-in 0 */
34 pctl_tsin_s1: pctl-tsin-s1 { /* Serial TS-in 1 */
37 pctl_gpio_a: pctl-gpio-a { /* GPIO bank A */
[all …]
/openbmc/linux/arch/arm/boot/dts/st/
H A Dstm32f769-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
7 #include "stm32f7-pinctrl.dtsi"
10 compatible = "st,stm32f769-pinctrl";
12 gpioa: gpio@40020000 {
13 gpio-ranges = <&pinctrl 0 0 16>;
16 gpiob: gpio@40020400 {
17 gpio-ranges = <&pinctrl 0 16 16>;
20 gpioc: gpio@40020800 {
21 gpio-ranges = <&pinctrl 0 32 16>;
[all …]
H A Dstm32f746-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
7 #include "stm32f7-pinctrl.dtsi"
10 compatible = "st,stm32f746-pinctrl";
12 gpioa: gpio@40020000 {
13 gpio-ranges = <&pinctrl 0 0 16>;
16 gpiob: gpio@40020400 {
17 gpio-ranges = <&pinctrl 0 16 16>;
20 gpioc: gpio@40020800 {
21 gpio-ranges = <&pinctrl 0 32 16>;
[all …]
H A Dstm32mp15xxaa-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
10 gpioa: gpio@50002000 {
13 gpio-ranges = <&pinctrl 0 0 16>;
16 gpiob: gpio@50003000 {
19 gpio-ranges = <&pinctrl 0 16 16>;
22 gpioc: gpio@50004000 {
25 gpio-ranges = <&pinctrl 0 32 16>;
28 gpiod: gpio@50005000 {
31 gpio-ranges = <&pinctrl 0 48 16>;
[all …]
H A Dstm32mp15xxac-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
10 gpioa: gpio@50002000 {
13 gpio-ranges = <&pinctrl 0 0 16>;
16 gpiob: gpio@50003000 {
19 gpio-ranges = <&pinctrl 0 16 16>;
22 gpioc: gpio@50004000 {
25 gpio-ranges = <&pinctrl 0 32 16>;
28 gpiod: gpio@50005000 {
31 gpio-ranges = <&pinctrl 0 48 16>;
[all …]
H A Dstm32f429-pinctrl.dtsi2 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com>
4 * This file is dual-licensed: you can use it either under the terms
43 #include "stm32f4-pinctrl.dtsi"
46 compatible = "st,stm32f429-pinctrl";
48 gpioa: gpio@40020000 {
49 gpio-ranges = <&pinctrl 0 0 16>;
52 gpiob: gpio@40020400 {
53 gpio-ranges = <&pinctrl 0 16 16>;
56 gpioc: gpio@40020800 {
57 gpio-ranges = <&pinctrl 0 32 16>;
[all …]
H A Dstm32f469-pinctrl.dtsi2 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com>
4 * This file is dual-licensed: you can use it either under the terms
43 #include "stm32f4-pinctrl.dtsi"
46 compatible = "st,stm32f469-pinctrl";
48 gpioa: gpio@40020000 {
49 gpio-ranges = <&pinctrl 0 0 16>;
52 gpiob: gpio@40020400 {
53 gpio-ranges = <&pinctrl 0 16 16>;
56 gpioc: gpio@40020800 {
57 gpio-ranges = <&pinctrl 0 32 16>;
[all …]
H A Dstm32mp15xxab-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
10 gpioa: gpio@50002000 {
13 gpio-ranges = <&pinctrl 0 0 16>;
16 gpiob: gpio@50003000 {
19 gpio-ranges = <&pinctrl 0 16 16>;
22 gpioc: gpio@50004000 {
25 gpio-ranges = <&pinctrl 0 32 16>;
28 gpiod: gpio@50005000 {
31 gpio-ranges = <&pinctrl 0 48 16>;
[all …]
H A Dstm32mp15xxad-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
10 gpioa: gpio@50002000 {
13 gpio-ranges = <&pinctrl 0 0 16>;
16 gpiob: gpio@50003000 {
19 gpio-ranges = <&pinctrl 0 16 16>;
22 gpioc: gpio@50004000 {
25 gpio-ranges = <&pinctrl 0 32 16>;
28 gpiod: gpio@50005000 {
31 gpio-ranges = <&pinctrl 0 48 16>;
[all …]
/openbmc/linux/arch/arm64/boot/dts/st/
H A Dstm32mp25xxai-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2023 - All Rights Reserved
10 gpioa: gpio@44240000 {
13 gpio-ranges = <&pinctrl 0 0 16>;
16 gpiob: gpio@44250000 {
19 gpio-ranges = <&pinctrl 0 16 16>;
22 gpioc: gpio@44260000 {
25 gpio-ranges = <&pinctrl 0 32 14>;
28 gpiod: gpio@44270000 {
31 gpio-ranges = <&pinctrl 0 48 16>;
[all …]
H A Dstm32mp25xxak-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2023 - All Rights Reserved
10 gpioa: gpio@44240000 {
13 gpio-ranges = <&pinctrl 0 0 16>;
16 gpiob: gpio@44250000 {
19 gpio-ranges = <&pinctrl 0 16 16>;
22 gpioc: gpio@44260000 {
25 gpio-ranges = <&pinctrl 0 32 14>;
28 gpiod: gpio@44270000 {
31 gpio-ranges = <&pinctrl 0 48 16>;
[all …]
H A Dstm32mp25xxal-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2023 - All Rights Reserved
10 gpioa: gpio@44240000 {
13 gpio-ranges = <&pinctrl 0 0 16>;
16 gpiob: gpio@44250000 {
19 gpio-ranges = <&pinctrl 0 16 16>;
22 gpioc: gpio@44260000 {
25 gpio-ranges = <&pinctrl 0 32 14>;
28 gpiod: gpio@44270000 {
31 gpio-ranges = <&pinctrl 0 48 16>;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dqcom,pmic-gpio.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,pmic-gpio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm PMIC GPIO block
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
13 This binding describes the GPIO block(s) found in the 8xxx series of
19 - enum:
20 - qcom,pm2250-gpio
21 - qcom,pm660-gpio
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dstm32f469-pinctrl.dtsi2 * Copyright (C) 2017, STMicroelectronics - All Rights Reserved
5 * This file is dual-licensed: you can use it either under the terms
44 #include "stm32f4-pinctrl.dtsi"
48 pinctrl: pin-controller {
49 compatible = "st,stm32f469-pinctrl";
51 gpioa: gpio@40020000 {
52 gpio-ranges = <&pinctrl 0 0 16>;
55 gpiob: gpio@40020400 {
56 gpio-ranges = <&pinctrl 0 16 16>;
59 gpioc: gpio@40020800 {
[all …]
H A Dstm32f429-pinctrl.dtsi2 * Copyright (C) 2017, STMicroelectronics - All Rights Reserved
5 * This file is dual-licensed: you can use it either under the terms
44 #include "stm32f4-pinctrl.dtsi"
48 pinctrl: pin-controller {
49 compatible = "st,stm32f429-pinctrl";
51 gpioa: gpio@40020000 {
52 gpio-ranges = <&pinctrl 0 0 16>;
55 gpiob: gpio@40020400 {
56 gpio-ranges = <&pinctrl 0 16 16>;
59 gpioc: gpio@40020800 {
[all …]
H A Dstm32mp157-pinctrl.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
6 #include <dt-bindings/pinctrl/stm32-pinfunc.h>
10 pinctrl: pin-controller@50002000 {
11 #address-cells = <1>;
12 #size-cells = <1>;
13 compatible = "st,stm32mp157-pinctrl";
14 ranges = <0 0x50002000 0xa400>;
15 interrupt-parent = <&exti>;
17 pins-are-numbered;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/gpio/
H A Dgpio.txt1 Specifying GPIO information for devices
5 -----------------
7 GPIO properties should be named "[<name>-]gpios", with <name> being the purpose
8 of this GPIO for the device. While a non-existent <name> is considered valid
10 for new bindings. Also, GPIO properties named "[<name>-]gpio" are valid and old
14 GPIO properties can contain one or more GPIO phandles, but only in exceptional
23 The following example could be used to describe GPIO pins used as device enable
24 and bit-banged data signals:
27 gpio-controller;
28 #gpio-cells = <2>;
[all …]
H A Dsocionext,uniphier-gpio.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/gpio/socionext,uniphier-gpio.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: UniPhier GPIO controller
10 - Masahiro Yamada <yamada.masahiro@socionext.com>
14 pattern: "^gpio@[0-9a-f]+$"
17 const: socionext,uniphier-gpio
22 gpio-controller: true
24 "#gpio-cells":
[all …]
/openbmc/u-boot/doc/device-tree-bindings/gpio/
H A Dgpio.txt1 Specifying GPIO information for devices
5 -----------------
8 properties, each containing a 'gpio-list':
10 gpio-list ::= <single-gpio> [gpio-list]
11 single-gpio ::= <gpio-phandle> <gpio-specifier>
12 gpio-phandle : phandle to gpio controller node
13 gpio-specifier : Array of #gpio-cells specifying specific gpio
16 GPIO properties should be named "[<name>-]gpios", with <name> being the purpose
17 of this GPIO for the device. While a non-existent <name> is considered valid
21 GPIO properties can contain one or more GPIO phandles, but only in exceptional
[all …]
/openbmc/linux/arch/arm/boot/dts/hisilicon/
H A Dhi3620.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2012-2013 HiSilicon Ltd.
6 * Copyright (C) 2012-2013 Linaro Ltd.
11 #include <dt-bindings/clock/hi3620-clock.h>
14 #address-cells = <1>;
15 #size-cells = <1>;
26 compatible = "fixed-clock";
27 #clock-cells = <0>;
28 clock-frequency = <26000000>;
29 clock-output-names = "apb_pclk";
[all …]
/openbmc/linux/arch/arm64/boot/dts/freescale/
H A Dimx8dxl-ss-lsio.dtsi1 // SPDX-License-Identifier: GPL-2.0+
7 compatible = "nxp,imx8dxl-fspi";
12 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
14 gpio-ranges = <&iomuxc 0 47 13>,
21 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
23 gpio-ranges = <&iomuxc 4 74 5>,
28 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
30 gpio-ranges = <&iomuxc 1 98 2>,
36 compatible = "fsl,imx8dxl-gpio", "fsl,imx35-gpio";
38 gpio-ranges = <&iomuxc 0 115 4>,
[all …]
H A Dimx8qm-ss-lsio.dtsi1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2019-2020 NXP
8 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
9 gpio-ranges = <&iomuxc 0 0 6>,
15 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
16 gpio-ranges = <&iomuxc 0 40 4>,
23 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
24 gpio-ranges = <&iomuxc 0 80 4>,
30 compatible = "fsl,imx8qm-gpio", "fsl,imx35-gpio";
31 gpio-ranges = <&iomuxc 0 114 2>,
[all …]
H A Dimx8qxp-ss-lsio.dtsi1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2018-2020 NXP
8 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
9 gpio-ranges = <&iomuxc 1 56 12>,
17 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
18 gpio-ranges = <&iomuxc 0 89 9>,
24 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
25 gpio-ranges = <&iomuxc 0 123 1>,
31 compatible = "fsl,imx8qxp-gpio", "fsl,imx35-gpio";
32 gpio-ranges = <&iomuxc 0 146 4>,
[all …]
/openbmc/linux/arch/arm64/boot/dts/hisilicon/
H A Dhi3670.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/clock/hi3670-clock.h>
14 interrupt-parent = <&gic>;
15 #address-cells = <2>;
16 #size-cells = <2>;
19 compatible = "arm,psci-0.2";
24 #address-cells = <2>;
25 #size-cells = <0>;
27 cpu-map {
[all …]

12345678910>>...43