Home
last modified time | relevance | path

Searched +full:function +full:- +full:pins (Results 1 – 25 of 328) sorted by relevance

12345678910>>...14

/openbmc/u-boot/arch/arm/dts/
H A Dtegra124-nyan-big.dts1 /dts-v1/;
3 #include "tegra124-nyan.dtsi"
6 model = "Acer Chromebook 13 CB5-311";
7 compatible = "google,nyan-big", "nvidia,tegra124";
29 stdout-path = &uarta;
34 display-timings {
36 clock-frequency = <69500000>;
39 hsync-len = <32>;
40 hfront-porch = <48>;
41 hback-porch = <20>;
[all …]
H A Dtegra124-apalis.dts4 * This file is dual-licensed: you can use it either under the terms
42 /dts-v1/;
44 #include <dt-bindings/input/input.h>
49 compatible = "toradex,apalis-tk1-eval", "toradex,apalis-tk1",
73 stdout-path = "serial0:115200n8";
80 pcie-controller@01003000 {
82 avddio-pex-supply = <&vdd_1v05>;
83 avdd-pex-pll-supply = <&vdd_1v05>;
84 avdd-pll-erefe-supply = <&avdd_1v05>;
85 dvddio-pex-supply = <&vdd_1v05>;
[all …]
H A Dtegra20-tamonten.dtsi13 vdd-supply = <&hdmi_vdd_reg>;
14 pll-supply = <&hdmi_pll_reg>;
16 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
17 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
23 pinctrl-names = "default";
24 pinctrl-0 = <&state_default>;
28 nvidia,pins = "ata";
29 nvidia,function = "ide";
32 nvidia,pins = "atb", "gma", "gme";
33 nvidia,function = "sdio4";
[all …]
H A Dkirkwood-dnskw.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 #include "kirkwood-6281.dtsi"
6 model = "D-Link DNS NASes (kirkwood-based)";
7 compatible = "dlink,dns-kirkwood", "marvell,kirkwood-88f6281", "marvell,kirkwood";
10 compatible = "gpio-keys";
11 #address-cells = <1>;
12 #size-cells = <0>;
13 pinctrl-0 = <&pmx_button_power &pmx_button_unmount
15 pinctrl-names = "default";
35 /* Fan: ADDA AD045HB-G73 40mm 6000rpm@5v */
[all …]
H A Dtegra20-ventana.dts1 /dts-v1/;
3 #include <dt-bindings/input/input.h>
11 stdout-path = &uartd;
38 display-timings {
41 clock-frequency = <70600000>;
44 hback-porch = <58>;
45 hfront-porch = <58>;
46 hsync-len = <58>;
47 vback-porch = <4>;
48 vfront-porch = <4>;
[all …]
H A Dbcm283x.dtsi1 #include <dt-bindings/pinctrl/bcm2835.h>
2 #include <dt-bindings/clock/bcm2835.h>
3 #include <dt-bindings/clock/bcm2835-aux.h>
4 #include <dt-bindings/gpio/gpio.h>
6 /* firmware-provided startup stubs live here, where the secondary CPUs are
19 interrupt-parent = <&intc>;
20 #address-cells = <1>;
21 #size-cells = <1>;
27 thermal-zones {
28 cpu_thermal: cpu-thermal {
[all …]
H A Dtegra20-paz00.dts1 /dts-v1/;
3 #include <dt-bindings/input/input.h>
11 stdout-path = &uarta;
39 display-timings {
42 clock-frequency = <54030000>;
45 hback-porch = <160>;
46 hfront-porch = <24>;
47 hsync-len = <136>;
48 vback-porch = <3>;
49 vfront-porch = <61>;
[all …]
H A Dkirkwood-lsxl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 #include "kirkwood-6281.dtsi"
8 stdout-path = &uart0;
16 pinctrl: pin-controller@10000 {
17 pmx_power_hdd: pmx-power-hdd {
18 marvell,pins = "mpp10";
19 marvell,function = "gpo";
21 pmx_usb_vbus: pmx-usb-vbus {
22 marvell,pins = "mpp11";
23 marvell,function = "gpio";
[all …]
H A Dtegra20-seaboard.dts1 /dts-v1/;
3 #include <dt-bindings/input/input.h>
31 stdout-path = &uartd;
47 display-timings {
50 clock-frequency = <70600000>;
53 hback-porch = <58>;
54 hfront-porch = <58>;
55 hsync-len = <58>;
56 vback-porch = <4>;
57 vfront-porch = <4>;
[all …]
H A Dtegra20-harmony.dts1 /dts-v1/;
3 #include <dt-bindings/input/input.h>
11 stdout-path = &uartd;
38 display-timings {
41 clock-frequency = <42430000>;
44 hback-porch = <138>;
45 hfront-porch = <34>;
46 hsync-len = <136>;
47 vback-porch = <21>;
48 vfront-porch = <4>;
[all …]
H A Dkirkwood-goflexnet.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
5 #include "kirkwood-6281.dtsi"
9 compatible = "seagate,goflexnet", "marvell,kirkwood-88f6281", "marvell,kirkwood";
18 stdout-path = &uart0;
22 pinctrl: pin-controller@10000 {
23 pmx_usb_power_enable: pmx-usb-power-enable {
24 marvell,pins = "mpp29";
25 marvell,function = "gpio";
27 pmx_led_right_cap_0: pmx-led_right_cap_0 {
[all …]
H A Dkirkwood-synology.dtsi1 // SPDX-License-Identifier: GPL-2.0
12 pinctrl: pin-controller@10000 {
13 pmx_alarmled_12: pmx-alarmled-12 {
14 marvell,pins = "mpp12";
15 marvell,function = "gpio";
18 pmx_fanctrl_15: pmx-fanctrl-15 {
19 marvell,pins = "mpp15";
20 marvell,function = "gpio";
23 pmx_fanctrl_16: pmx-fanctrl-16 {
24 marvell,pins = "mpp16";
[all …]
H A Dkirkwood-iconnect.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
5 #include "kirkwood-6281.dtsi"
9 compatible = "iom,iconnect-1.1", "iom,iconnect", "marvell,kirkwood-88f6281", "marvell,kirkwood";
18 stdout-path = &uart0;
19 linux,initrd-start = <0x4500040>;
20 linux,initrd-end = <0x4800000>;
24 pinctrl: pin-controller@10000 {
25 pmx_button_reset: pmx-button-reset {
26 marvell,pins = "mpp12";
[all …]
H A Darmada-38x.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 * Gregory CLEMENT <gregory.clement@free-electrons.com>
9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
13 #include <dt-bindings/interrupt-controller/arm-gic.h>
14 #include <dt-bindings/interrupt-controller/irq.h>
30 compatible = "arm,cortex-a9-pmu";
31 interrupts-extended = <&mpic 3>;
35 compatible = "marvell,armada380-mbus", "simple-bus";
36 u-boot,dm-pre-reloc;
37 #address-cells = <2>;
[all …]
H A Darmada-xp-synology-ds414.dts13 * The 0xf1000000 is the default used by the recent, DT-capable, U-Boot
16 * were delivered with an older version of u-boot that left internal
21 * installing it from u-boot prompt) or adjust the Devive Tree
25 /dts-v1/;
27 #include <dt-bindings/input/input.h>
28 #include <dt-bindings/gpio/gpio.h>
29 #include "armada-xp-mv78230.dtsi"
33 compatible = "synology,ds414", "marvell,armadaxp-mv78230",
34 "marvell,armadaxp", "marvell,armada-370-xp";
38 stdout-path = &uart0;
[all …]
H A Dkirkwood-ib62x0.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
5 #include "kirkwood-6281.dtsi"
8 model = "RaidSonic ICY BOX IB-NAS62x0 (Rev B)";
9 …raidsonic,ib-nas6210-b", "raidsonic,ib-nas6220-b", "raidsonic,ib-nas6210", "raidsonic,ib-nas6220",…
18 stdout-path = &uart0;
22 pinctrl: pin-controller@10000 {
23 pmx_led_os_red: pmx-led-os-red {
24 marvell,pins = "mpp22";
25 marvell,function = "gpio";
[all …]
H A Dkirkwood-sheevaplug-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * kirkwood-sheevaplug-common.dtsi - Common parts for Sheevaplugs
9 #include "kirkwood-6281.dtsi"
19 stdout-path = &uart0;
23 pinctrl: pin-controller@10000 {
25 pmx_usb_power_enable: pmx-usb-power-enable {
26 marvell,pins = "mpp29";
27 marvell,function = "gpio";
29 pmx_led_red: pmx-led-red {
30 marvell,pins = "mpp46";
[all …]
H A Darmada-388-helios4.dts1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
10 /dts-v1/;
11 #include "armada-388.dtsi"
12 #include "armada-38x-solidrun-microsom.dtsi"
25 /* So that mvebu u-boot can update the MAC addresses */
30 stdout-path = "serial0:115200n8";
33 reg_12v: regulator-12v {
34 compatible = "regulator-fixed";
35 regulator-name = "power_brick_12V";
36 regulator-min-microvolt = <12000000>;
[all …]
H A Dmt7623n-bananapi-bpi-r2.dts5 * SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 /dts-v1/;
12 model = "Bananapi BPI-R2";
13 compatible = "bananapi,bpi-r2", "mediatek,mt7623";
16 stdout-path = &uart2;
17 tick-timer = &timer0;
20 reg_1p8v: regulator-1p8v {
21 compatible = "regulator-fixed";
22 regulator-name = "fixed-1.8V";
23 regulator-min-microvolt = <1800000>;
[all …]
H A Dkirkwood-blackarmor-nas220.dts1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2014 Evgeni Dobrev <evgeni@studio-punkt.com>
8 /dts-v1/;
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
13 #include "kirkwood-6192.dtsi"
17 compatible = "seagate,blackarmor-nas220","marvell,kirkwood-88f6192",
27 stdout-path = &uart0;
31 compatible = "gpio-poweroff";
36 compatible = "gpio-keys";
[all …]
/openbmc/u-boot/doc/device-tree-bindings/pinctrl/
H A Dmarvell,armada-37xx-pinctrl.txt7 ------------------------
11 Refer to pinctrl-bindings.txt in this directory for details of the
17 - compatible: "marvell,armada3710-sb-pinctrl", "syscon, "simple-mfd"
19 "marvell,armada3710-nb-pinctrl", "syscon, "simple-mfd"
21 - reg: The first set of registers is for pinctrl/GPIO and the second
23 - interrupts: list of interrupts used by the GPIO
28 - pins 20-24
29 - functions jtag, gpio
32 - pins 8-10
33 - functions sdio, gpio
[all …]
H A Dbcm6838-pinctrl.txt4 - compatible: "brcm,bcm6838-pinctrl"
5 - regmap: specify the gpio test port syscon
6 - brcm,pins-count: the number of pin
7 - brcm,functions-count: the number of function
9 Please refer to pinctrl-bindings.txt in this directory for details of the
20 compatible = "brcm,bcm6838-pinctrl";
22 brcm,pins-count = <74>;
23 brcm,functions-count = <8>;
27 pins = "69";
28 function = "1";
[all …]
H A Dmarvell,mvebu-pinctrl.txt1 The pinctrl driver enables Marvell Armada 8K SoCs to configure the multi-purpose
2 pins (mpp) to a specific function.
3 A Marvell SoC pin configuration node is a node of a group of pins which can
4 be used for a specific device or function. Each node requires one or more
5 mpp pins or group of pins and a mpp function common to all pins.
8 - compatible: "marvell,mvebu-pinctrl",
9 "marvell,ap806-pinctrl",
10 "marvell,armada-7k-pinctrl",
11 "marvell,armada-8k-cpm-pinctrl",
12 "marvell,armada-8k-cps-pinctrl"
[all …]
/openbmc/u-boot/arch/mips/dts/
H A Dmscc,ocelot.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #address-cells = <1>;
8 #size-cells = <1>;
12 #address-cells = <1>;
13 #size-cells = <0>;
27 cpuintc: interrupt-controller@0 {
28 #address-cells = <0>;
29 #interrupt-cells = <1>;
30 interrupt-controller;
31 compatible = "mti,cpu-interrupt-controller";
[all …]
H A Dmscc,jr2.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #address-cells = <1>;
8 #size-cells = <1>;
12 #address-cells = <1>;
13 #size-cells = <0>;
27 cpuintc: interrupt-controller@0 {
28 #address-cells = <0>;
29 #interrupt-cells = <1>;
30 interrupt-controller;
31 compatible = "mti,cpu-interrupt-controller";
[all …]

12345678910>>...14