Home
last modified time | relevance | path

Searched +full:dsp +full:- +full:reset (Results 1 – 25 of 401) sorted by relevance

12345678910>>...17

/openbmc/linux/Documentation/devicetree/bindings/remoteproc/
H A Dti,keystone-rproc.txt1 TI Keystone DSP devices
4 The TI Keystone 2 family of SoCs usually have one or more (upto 8) TI DSP Core
5 sub-systems that are used to offload some of the processor-intensive tasks or
8 These processor sub-systems usually contain additional sub-modules like L1
10 a dedicated local power/sleep controller etc. The DSP processor core in
13 DSP Device Node:
15 Each DSP Core sub-system is represented as a single DT node, and should also
22 --------------------
25 - compatible: Should be one of the following,
26 "ti,k2hk-dsp" for DSPs on Keystone 2 66AK2H/K SoCs
[all …]
H A Dti,k3-dsp-rproc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/ti,k3-dsp-rproc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TI K3 DSP devices
10 - Suman Anna <s-anna@ti.com>
13 The TI K3 family of SoCs usually have one or more TI DSP Core sub-systems
14 that are used to offload some of the processor-intensive tasks or algorithms,
17 These processor sub-systems usually contain additional sub-modules like
19 controller, a dedicated local power/sleep controller etc. The DSP processor
[all …]
/openbmc/linux/drivers/remoteproc/
H A Dti_k3_dsp_remoteproc.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * TI K3 DSP Remote Processor(s) driver
5 * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
6 * Suman Anna <s-anna@ti.com>
14 #include <linux/omap-mailbox.h>
17 #include <linux/reset.h>
24 #define KEYSTONE_RPROC_LOCAL_ADDRESS_MASK (SZ_16M - 1)
27 * struct k3_dsp_mem - internal memory structure
30 * @dev_addr: Device address of the memory region from DSP view
41 * struct k3_dsp_mem_data - memory definitions for a DSP
[all …]
H A Dkeystone_remoteproc.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * TI Keystone DSP remoteproc driver
5 * Copyright (C) 2015-2017 Texas Instruments Incorporated - http://www.ti.com/
21 #include <linux/reset.h>
25 #define KEYSTONE_RPROC_LOCAL_ADDRESS_MASK (SZ_16M - 1)
28 * struct keystone_rproc_mem - internal memory structure
31 * @dev_addr: Device address of the memory region from DSP view
42 * struct keystone_rproc - keystone remote processor driver structure
48 * @reset: reset control handle
61 struct reset_control *reset; member
[all …]
H A Dimx_dsp_rproc.c1 // SPDX-License-Identifier: GPL-2.0-only
4 #include <dt-bindings/firmware/imx/rsrc.h>
5 #include <linux/arm-smccc.h>
42 /* DSP own area */
44 /* DSP instruction area */
54 /* DSP audio mix registers */
76 * enum - Predefined Mailbox Messages
96 * struct imx_dsp_rproc - DSP remote processor state
134 * struct imx_dsp_rproc_dcfg - DSP remote processor configuration
136 * @reset: reset callback function
[all …]
H A Dda8xx_remoteproc.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Remote processor machine-specific module for DA8XX
10 #include <linux/reset.h>
26 "Name of DSP firmware file in /lib/firmware (if not specified defaults to 'rproc-dsp-fw')");
29 * OMAP-L138 Technical References:
30 * http://www.ti.com/product/omap-l138
38 #define DA8XX_RPROC_LOCAL_ADDRESS_MASK (SZ_16M - 1)
41 * struct da8xx_rproc_mem - internal memory structure
44 * @dev_addr: Device address of the memory region from DSP view
55 * struct da8xx_rproc - da8xx remote processor instance state
[all …]
/openbmc/linux/sound/soc/sof/intel/
H A Dhda-dsp.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
15 * Hardware interface for generic Intel audio DSP HDA IP
21 #include <sound/hda-mlink.h>
23 #include "../sof-audio.h"
26 #include "hda-ipc.h"
32 "SOF HDA enable trace when the DSP is in D0I3 in S0");
36 * DSP Core control.
42 u32 reset; in hda_dsp_core_reset_enter() local
45 /* set reset bits for cores */ in hda_dsp_core_reset_enter()
46 reset = HDA_DSP_ADSPCS_CRST_MASK(core_mask); in hda_dsp_core_reset_enter()
[all …]
H A Dhda-ctrl.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
15 * Hardware interface for generic Intel audio DSP HDA IP
22 #include <sound/hda-mlink.h>
30 int hda_dsp_ctrl_link_reset(struct snd_sof_dev *sdev, bool reset) in hda_dsp_ctrl_link_reset() argument
36 /* 0 to enter reset and 1 to exit reset */ in hda_dsp_ctrl_link_reset()
37 val = reset ? 0 : SOF_HDA_GCTL_RESET; in hda_dsp_ctrl_link_reset()
39 /* enter/exit HDA controller reset */ in hda_dsp_ctrl_link_reset()
43 /* wait to enter/exit reset */ in hda_dsp_ctrl_link_reset()
52 /* enter/exit reset failed */ in hda_dsp_ctrl_link_reset()
53 dev_err(sdev->dev, "error: failed to %s HDA controller gctl 0x%x\n", in hda_dsp_ctrl_link_reset()
[all …]
H A Datom.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
6 // Copyright(c) 2018-2021 Intel Corporation. All rights reserved.
12 * Hardware interface for audio DSP on Atom devices
18 #include <sound/soc-acpi.h>
19 #include <sound/soc-acpi-intel-match.h>
20 #include <sound/intel-dsp-config.h>
24 #include "../sof-acpi-dev.h"
25 #include "../sof-audio.h"
26 #include "../../intel/common/soc-intel-quirks.h"
40 u32 offset = sdev->dsp_oops_offset; in atom_get_registers()
[all …]
H A Dbdw.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
12 * Hardware interface for audio DSP on Broadwell
18 #include <sound/soc-acpi.h>
19 #include <sound/soc-acpi-intel-match.h>
20 #include <sound/intel-dsp-config.h>
23 #include "../sof-acpi-dev.h"
24 #include "../sof-audio.h"
34 /* DSP memories for BDW */
47 /* DSP peripherals */
80 * DSP Control.
[all …]
/openbmc/linux/sound/soc/intel/skylake/
H A Dskl-sst-dsp.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * skl-sst-dsp.c - SKL SST library generic function
5 * Copyright (C) 2014-15, Intel Corporation.
12 #include "../common/sst-dsp.h"
13 #include "../common/sst-ipc.h"
14 #include "../common/sst-dsp-priv.h"
24 mutex_lock(&ctx->mutex); in skl_dsp_set_state_locked()
25 ctx->sst_state = state; in skl_dsp_set_state_locked()
26 mutex_unlock(&ctx->mutex); in skl_dsp_set_state_locked()
32 * will be reset
[all …]
H A Dcnl-sst-dsp.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * cnl-sst-dsp.c - CNL SST library generic function
5 * Copyright (C) 2016-17, Intel Corporation.
10 * Copyright (C) 2014-15, Intel Corporation.
16 #include "../common/sst-dsp.h"
17 #include "../common/sst-ipc.h"
18 #include "../common/sst-dsp-priv.h"
19 #include "cnl-sst-dsp.h"
40 "Set reset"); in cnl_dsp_core_set_reset_state()
56 "Unset reset"); in cnl_dsp_core_unset_reset_state()
[all …]
/openbmc/linux/arch/arm/boot/dts/ti/keystone/
H A Dkeystone-k2hk.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2013-2017 Texas Instruments Incorporated - http://www.ti.com/
8 #include <dt-bindings/reset/ti-syscon.h>
15 #address-cells = <1>;
16 #size-cells = <0>;
18 interrupt-parent = <&gic>;
21 compatible = "arm,cortex-a15";
27 compatible = "arm,cortex-a15";
33 compatible = "arm,cortex-a15";
39 compatible = "arm,cortex-a15";
[all …]
H A Dkeystone-k2l.dtsi1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2014-2017 Texas Instruments Incorporated - http://www.ti.com/
8 #include <dt-bindings/reset/ti-syscon.h>
15 #address-cells = <1>;
16 #size-cells = <0>;
18 interrupt-parent = <&gic>;
21 compatible = "arm,cortex-a15";
27 compatible = "arm,cortex-a15";
42 /include/ "keystone-k2l-clocks.dtsi"
45 compatible = "ti,da830-uart", "ns16550a";
[all …]
/openbmc/linux/sound/soc/codecs/
H A Dcs35l56.c1 // SPDX-License-Identifier: GPL-2.0-only
27 #include <sound/soc-dapm.h>
39 flush_work(&cs35l56->dsp_work); in cs35l56_wait_dsp_ready()
73 struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(cs35l56->component); in cs35l56_sync_asp1_mixer_widgets_with_firmware()
74 const char *prefix = cs35l56->component->name_prefix; in cs35l56_sync_asp1_mixer_widgets_with_firmware()
82 if (cs35l56->asp1_mixer_widgets_initialized) in cs35l56_sync_asp1_mixer_widgets_with_firmware()
89 ret = pm_runtime_resume_and_get(cs35l56->base.dev); in cs35l56_sync_asp1_mixer_widgets_with_firmware()
96 ret = regmap_bulk_read(cs35l56->base.regmap, CS35L56_ASP1TX1_INPUT, in cs35l56_sync_asp1_mixer_widgets_with_firmware()
99 pm_runtime_mark_last_busy(cs35l56->base.dev); in cs35l56_sync_asp1_mixer_widgets_with_firmware()
100 pm_runtime_put_autosuspend(cs35l56->base.dev); in cs35l56_sync_asp1_mixer_widgets_with_firmware()
[all …]
/openbmc/linux/sound/soc/sof/imx/
H A Dimx8ulp.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
3 // Copyright 2021-2022 NXP
7 // Hardware interface for audio DSP on i.MX8ULP
9 #include <linux/arm-smccc.h>
12 #include <linux/firmware/imx/dsp.h>
26 #include "../sof-of-dev.h"
27 #include "imx-common.h"
54 /* DSP IPC handler */
64 /* Controls the HiFi4 DSP Reset: 1 in reset, 0 out of reset */ in imx8ulp_sim_lpav_start()
65 regmap_update_bits(priv->regmap, SYSCTRL0, RESET_BIT, 0); in imx8ulp_sim_lpav_start()
[all …]
H A Dimx8m.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
7 // Hardware interface for audio DSP on i.MX8M
20 #include <linux/firmware/imx/dsp.h>
23 #include "../sof-of-dev.h"
24 #include "imx-common.h"
41 /* DSP audio mix registers */
53 /* DSP IPC handler */
78 spin_lock_irqsave(&priv->sdev->ipc_lock, flags); in imx8m_dsp_handle_reply()
79 snd_sof_ipc_process_reply(priv->sdev, 0); in imx8m_dsp_handle_reply()
80 spin_unlock_irqrestore(&priv->sdev->ipc_lock, flags); in imx8m_dsp_handle_reply()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dcirrus,lochnagar.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - patches@opensource.cirrus.com
15 Logic devices on mini-cards, as well as allowing connection of various
26 [2] Pinctrl: ../pinctrl/pinctrl-bindings.txt
29 [3] include/dt-bindings/pinctrl/lochnagar.h
37 - cirrus,lochnagar-pinctrl
39 gpio-controller: true
41 '#gpio-cells':
[all …]
/openbmc/linux/Documentation/devicetree/bindings/clock/ti/davinci/
H A Dpsc.txt3 The PSC provides power management, clock gating and reset functionality. It is
7 - compatible: shall be one of:
8 - "ti,da850-psc0" for PSC0 on DA850/OMAP-L138/AM18XX
9 - "ti,da850-psc1" for PSC1 on DA850/OMAP-L138/AM18XX
10 - reg: physical base address and size of the controller's register area
11 - #clock-cells: from common clock binding; shall be set to 1
12 - #power-domain-cells: from generic power domain binding; shall be set to 1.
13 - clocks: phandles to clocks corresponding to the clock-names property
14 - clock-names: list of parent clock names - depends on compatible value
15 - for "ti,da850-psc0", shall be "pll0_sysclk1", "pll0_sysclk2",
[all …]
/openbmc/u-boot/arch/arm/mach-davinci/
H A Dpsc.c1 // SPDX-License-Identifier: GPL-2.0+
16 * CPU. Those inputs are the module's: clock; reset signal; and sometimes
18 * are active, and the module is out of reset.
20 * DaVinci chips may include two separate power domains: "Always On" and "DSP".
21 * Chips without a DSP generally have only one domain.
27 * A separate domain called the "DSP" domain houses the C64x+ and other video
28 * hardware such as VICP. In some chips, the "DSP" domain is not always on.
29 * The "DSP" power domain is powered by the CVDDDSP pins (on DM644X).
42 return; /* Don't work on DSP Power Domain */ in lpsc_transition()
53 mdstat = &psc_regs->psc0.mdstat[id]; in lpsc_transition()
[all …]
/openbmc/linux/arch/arc/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com)
88 source "arch/arc/plat-tb10x/Kconfig"
89 source "arch/arc/plat-axs10x/Kconfig"
90 source "arch/arc/plat-hsdk/Kconfig"
108 ISA for the Next Generation ARC-HS cores
126 -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4)
128 -Caches: New Prog Model, Region Flush
129 -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr
132 bool "ARC-HS"
[all …]
/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Dstericsson,db8500-prcmu.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mfd/stericsson,db8500-prcmu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: ST-Ericsson DB8500 PRCMU - Power Reset and Control Management Unit
10 - Linus Walleij <linus.walleij@linaro.org>
13 The DB8500 Power Reset and Control Management Unit is an XP70 8-bit
14 microprocessor that is embedded in the always-on power domain of the
16 of the silicon, and controlling reset of different IP blocks.
20 pattern: '^prcmu@[0-9a-f]+$'
[all …]
/openbmc/linux/sound/drivers/vx/
H A Dvx_core.c1 // SPDX-License-Identifier: GPL-2.0-or-later
31 * vx_check_reg_bit - wait for the specified bit is set/reset on a register
35 * @time: time-out of loop in msec
56 return -EIO; in snd_vx_check_reg_bit()
62 * vx_send_irq_dsp - set command irq bit
75 return -EIO; in vx_send_irq_dsp()
86 * vx_reset_chk - reset CHK bit on ISR
92 /* Reset irq CHK */ in vx_reset_chk()
94 return -EIO; in vx_reset_chk()
97 return -EIO; in vx_reset_chk()
[all …]
/openbmc/linux/drivers/char/mwave/
H A D3780i.h3 * 3780i.h -- declarations for 3780i.c
23 * LIMITATION, ANY WARRANTIES OR CONDITIONS OF TITLE, NON-INFRINGEMENT,
42 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
45 * 10/23/2000 - Alpha Release
54 /* DSP I/O port offsets and definitions */
62 #define DSP_MsaDataDSISHigh 0x0008 /* MSA data register: d-store word or high byte of i-stor…
63 #define DSP_MsaDataISLow 0x000A /* MSA data register: low word of i-store */
69 unsigned char SoftReset:1; /* RW: Soft reset 0=normal, 1=soft reset active */
76 unsigned short EnableDspInt:1; /* RW: Enable DSP to X86 ISA interrupt 0=mask it, 1=enable it */
84 /* DSP register indexes used with the configuration register address (index) register */
[all …]
/openbmc/linux/sound/soc/sof/
H A Dpm.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
12 #include "sof-priv.h"
13 #include "sof-audio.h"
16 * Helper function to determine the target DSP state during
18 * D-states. Platform-specific substates, if any, should be
19 * handled by the platform-specific parts.
25 switch (sdev->system_suspend_target) { in snd_sof_dsp_power_target()
28 /* DSP should be in D3 if the system is suspending to S3+ */ in snd_sof_dsp_power_target()
30 /* DSP should be in D3 if the system is suspending to S3 */ in snd_sof_dsp_power_target()
35 * Currently, the only criterion for retaining the DSP in D0 in snd_sof_dsp_power_target()
[all …]

12345678910>>...17