Home
last modified time | relevance | path

Searched +full:drv +full:- +full:1 (Results 1 – 25 of 1005) sorted by relevance

12345678910>>...41

/openbmc/linux/drivers/pmdomain/qcom/
H A Dcpr.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2013-2015, The Linux Foundation. All rights reserved.
26 #include <linux/nvmem-consumer.h>
28 /* Register Offsets for RB-CPR and Bit Definitions */
99 #define RBCPR_RESULT0_STEP_UP_SHIFT 1
107 #define CPR_INT_MIN BIT(1)
124 #define FUSE_REVISION_UNKNOWN (-1)
251 static bool cpr_is_allowed(struct cpr_drv *drv) in cpr_is_allowed() argument
253 return !drv->loop_disabled; in cpr_is_allowed()
256 static void cpr_write(struct cpr_drv *drv, u32 offset, u32 value) in cpr_write() argument
[all …]
/openbmc/linux/drivers/net/ethernet/hisilicon/hns/
H A Dhns_dsaf_gmac.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (c) 2014-2015 Hisilicon Limited.
63 struct mac_driver *drv = (struct mac_driver *)mac_drv; in hns_gmac_enable() local
67 dsaf_set_dev_bit(drv, GMAC_PORT_EN_REG, GMAC_PORT_TX_EN_B, 1); in hns_gmac_enable()
71 dsaf_set_dev_bit(drv, GMAC_PCS_RX_EN_REG, 0, 0); in hns_gmac_enable()
72 dsaf_set_dev_bit(drv, GMAC_PORT_EN_REG, GMAC_PORT_RX_EN_B, 1); in hns_gmac_enable()
78 struct mac_driver *drv = (struct mac_driver *)mac_drv; in hns_gmac_disable() local
82 dsaf_set_dev_bit(drv, GMAC_PORT_EN_REG, GMAC_PORT_TX_EN_B, 0); in hns_gmac_disable()
86 dsaf_set_dev_bit(drv, GMAC_PCS_RX_EN_REG, 0, 1); in hns_gmac_disable()
87 dsaf_set_dev_bit(drv, GMAC_PORT_EN_REG, GMAC_PORT_RX_EN_B, 0); in hns_gmac_disable()
[all …]
H A Dhns_dsaf_xgmac.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (c) 2014-2015 Hisilicon Limited.
6 #include <linux/io-64-nonatomic-hi-lo.h>
87 *hns_xgmac_tx_enable - xgmac port tx enable
88 *@drv: mac driver
91 static void hns_xgmac_tx_enable(struct mac_driver *drv, u32 value) in hns_xgmac_tx_enable() argument
93 dsaf_set_dev_bit(drv, XGMAC_MAC_ENABLE_REG, XGMAC_ENABLE_TX_B, !!value); in hns_xgmac_tx_enable()
97 *hns_xgmac_rx_enable - xgmac port rx enable
98 *@drv: mac driver
101 static void hns_xgmac_rx_enable(struct mac_driver *drv, u32 value) in hns_xgmac_rx_enable() argument
[all …]
/openbmc/linux/drivers/watchdog/
H A Dmena21_wdt.c1 // SPDX-License-Identifier: GPL-2.0+
42 static unsigned int a21_wdt_get_bootstatus(struct a21_wdt_drv *drv) in a21_wdt_get_bootstatus() argument
46 reset |= gpiod_get_value(drv->gpios[GPIO_WD_RST0]) ? (1 << 0) : 0; in a21_wdt_get_bootstatus()
47 reset |= gpiod_get_value(drv->gpios[GPIO_WD_RST1]) ? (1 << 1) : 0; in a21_wdt_get_bootstatus()
48 reset |= gpiod_get_value(drv->gpios[GPIO_WD_RST2]) ? (1 << 2) : 0; in a21_wdt_get_bootstatus()
55 struct a21_wdt_drv *drv = watchdog_get_drvdata(wdt); in a21_wdt_start() local
57 gpiod_set_value(drv->gpios[GPIO_WD_ENAB], 1); in a21_wdt_start()
64 struct a21_wdt_drv *drv = watchdog_get_drvdata(wdt); in a21_wdt_stop() local
66 gpiod_set_value(drv->gpios[GPIO_WD_ENAB], 0); in a21_wdt_stop()
73 struct a21_wdt_drv *drv = watchdog_get_drvdata(wdt); in a21_wdt_ping() local
[all …]
H A Dmenz69_wdt.c1 // SPDX-License-Identifier: GPL-2.0
3 * Watchdog driver for the MEN z069 IP-Core
25 #define MEN_Z069_WDT_COUNTER_MIN 1
36 struct men_z069_drv *drv = watchdog_get_drvdata(wdt); in men_z069_wdt_start() local
39 val = readw(drv->base + MEN_Z069_WTR); in men_z069_wdt_start()
41 writew(val, drv->base + MEN_Z069_WTR); in men_z069_wdt_start()
48 struct men_z069_drv *drv = watchdog_get_drvdata(wdt); in men_z069_wdt_stop() local
51 val = readw(drv->base + MEN_Z069_WTR); in men_z069_wdt_stop()
53 writew(val, drv->base + MEN_Z069_WTR); in men_z069_wdt_stop()
60 struct men_z069_drv *drv = watchdog_get_drvdata(wdt); in men_z069_wdt_ping() local
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/
H A Diwl-drv.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
3 * Copyright (C) 2005-2014, 2018-2021 Intel Corporation
4 * Copyright (C) 2013-2015 Intel Mobile Communications GmbH
5 * Copyright (C) 2016-2017 Intel Deutschland GmbH
8 #include <linux/dma-mappin
84 struct list_head drv; /* list of devices using this op_mode */ global() member
102 iwl_free_fw_desc(struct iwl_drv * drv,struct fw_desc * desc) iwl_free_fw_desc() argument
109 iwl_free_fw_img(struct iwl_drv * drv,struct fw_img * img) iwl_free_fw_img() argument
117 iwl_dealloc_ucode(struct iwl_drv * drv) iwl_dealloc_ucode() argument
140 iwl_alloc_fw_desc(struct iwl_drv * drv,struct fw_desc * desc,struct fw_sec * sec) iwl_alloc_fw_desc() argument
222 iwl_request_firmware(struct iwl_drv * drv,bool first) iwl_request_firmware() argument
422 iwl_set_default_calib(struct iwl_drv * drv,const u8 * data) iwl_set_default_calib() argument
440 iwl_set_ucode_api_flags(struct iwl_drv * drv,const u8 * data,struct iwl_ucode_capabilities * capa) iwl_set_ucode_api_flags() argument
461 iwl_set_ucode_capabilities(struct iwl_drv * drv,const u8 * data,struct iwl_ucode_capabilities * capa) iwl_set_ucode_capabilities() argument
482 iwl_reduced_fw_name(struct iwl_drv * drv) iwl_reduced_fw_name() argument
492 iwl_parse_v1_v2_firmware(struct iwl_drv * drv,const struct firmware * ucode_raw,struct iwl_firmware_pieces * pieces) iwl_parse_v1_v2_firmware() argument
591 iwl_drv_set_dump_exclude(struct iwl_drv * drv,enum iwl_ucode_tlv_type tlv_type,const void * tlv_data,u32 tlv_len) iwl_drv_set_dump_exclude() argument
628 iwl_parse_dbg_tlv_assert_tables(struct iwl_drv * drv,const struct iwl_ucode_tlv * tlv) iwl_parse_dbg_tlv_assert_tables() argument
688 iwl_parse_tlv_firmware(struct iwl_drv * drv,const struct firmware * ucode_raw,struct iwl_firmware_pieces * pieces,struct iwl_ucode_capabilities * capa,bool * usniffer_images) iwl_parse_tlv_firmware() argument
1343 iwl_alloc_ucode(struct iwl_drv * drv,struct iwl_firmware_pieces * pieces,enum iwl_ucode_type type) iwl_alloc_ucode() argument
1363 validate_sec_sizes(struct iwl_drv * drv,struct iwl_firmware_pieces * pieces,const struct iwl_cfg * cfg) validate_sec_sizes() argument
1414 _iwl_op_mode_start(struct iwl_drv * drv,struct iwlwifi_opmode_table * op) _iwl_op_mode_start() argument
1446 _iwl_op_mode_stop(struct iwl_drv * drv) _iwl_op_mode_stop() argument
1468 struct iwl_drv *drv = context; iwl_req_fw_callback() local
1776 struct iwl_drv *drv; iwl_drv_start() local
1836 iwl_drv_stop(struct iwl_drv * drv) iwl_drv_stop() argument
1879 struct iwl_drv *drv; iwl_opmode_register() local
1903 struct iwl_drv *drv; iwl_opmode_deregister() local
[all...]
/openbmc/linux/drivers/soc/qcom/
H A Dspm.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2011-2014, The Linux Foundation. All rights reserved.
124 .pmic_data[1] = 0x00030000,
134 .pmic_data[1] = 0x00030000,
185 .pmic_data[1] = 0x00A4001C,
192 static inline void spm_register_write(struct spm_driver_data *drv, in spm_register_write() argument
195 if (drv->reg_data->reg_offset[reg]) in spm_register_write()
196 writel_relaxed(val, drv->reg_base + in spm_register_write()
197 drv->reg_data->reg_offset[reg]); in spm_register_write()
201 static inline void spm_register_write_sync(struct spm_driver_data *drv, in spm_register_write_sync() argument
[all …]
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos4x12-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos4x12 SoCs pin-mux and pin-config device tree source
8 * Samsung's Exynos4x12 SoCs pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 pin- ## _pin { \
17 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \
18 samsung,pin-pud-pdn = <EXYNOS_PIN_PULL_ ##_pull>; \
22 gpa0: gpa0-gpio-bank {
23 gpio-controller;
24 #gpio-cells = <2>;
[all …]
H A Dexynos5250-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos5250 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5250 SoC pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 gpa0: gpa0-gpio-bank {
16 gpio-controller;
17 #gpio-cells = <2>;
19 interrupt-controller;
20 #interrupt-cells = <2>;
23 gpa1: gpa1-gpio-bank {
[all …]
H A Ds5pv210-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's S5PV210 SoC device tree source - pin control-related
6 * Copyright (c) 2013-2014 Samsung Electronics, Co. Ltd.
11 * Samsung's S5PV210 SoC pin banks, pin-mux and pin-config options are
15 #include "s5pv210-pinctrl.h"
18 pin- ## _pin { \
20 samsung,pin-con-pdn = <S5PV210_PIN_PDN_ ##_mode>; \
21 samsung,pin-pud-pdn = <S5PV210_PIN_PULL_ ##_pull>; \
25 gpa0: gpa0-gpio-bank {
26 gpio-controller;
[all …]
H A Dexynos4210-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos4210 SoC pin-mux and pin-config device tree source
5 * Copyright (c) 2011-2012 Samsung Electronics Co., Ltd.
7 * Copyright (c) 2011-2012 Linaro Ltd.
10 * Samsung's Exynos4210 SoC pin-mux and pin-config options are listed as device
14 #include "exynos-pinctrl.h"
17 gpa0: gpa0-gpio-bank {
18 gpio-controller;
19 #gpio-cells = <2>;
21 interrupt-controller;
[all …]
H A Dexynos5420-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos5420 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5420 SoC pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 gpy7: gpy7-gpio-bank {
16 gpio-controller;
17 #gpio-cells = <2>;
19 interrupt-controller;
20 #interrupt-cells = <2>;
23 gpx0: gpx0-gpio-bank {
[all …]
H A Dexynos3250-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos3250 SoCs pin-mux and pin-config device tree source
8 * Samsung's Exynos3250 SoCs pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 pin- ## _pin { \
17 samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>; \
18 samsung,pin-pud = <EXYNOS_PIN_PULL_ ##_pull>; \
19 samsung,pin-drv = <EXYNOS4_PIN_DRV_ ##_drv>; \
23 pin- ## _pin { \
25 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \
[all …]
H A Dexynos5260-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos5260 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5260 SoC pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 gpa0: gpa0-gpio-bank {
16 gpio-controller;
17 #gpio-cells = <2>;
19 interrupt-controller;
20 #interrupt-cells = <2>;
23 gpa1: gpa1-gpio-bank {
[all …]
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drockchip-pinconf.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /omit-if-no-ref/
8 pcfg_pull_up: pcfg-pull-up {
9 bias-pull-up;
12 /omit-if-no-ref/
13 pcfg_pull_down: pcfg-pull-down {
14 bias-pull-down;
17 /omit-if-no-ref/
18 pcfg_pull_none: pcfg-pull-none {
19 bias-disable;
[all …]
/openbmc/linux/drivers/phy/samsung/
H A Dphy-exynos4x12-usb2.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Samsung SoC USB 1.1/2.0 PHY driver - Exynos 4x12 support
13 #include "phy-samsung-usb2.h"
85 #define EXYNOS_4x12_URSTCON_OTG_HLINK BIT(1)
114 /* Mode switching SUB Device <-> Host */
116 #define EXYNOS_4x12_MODE_SWITCH_MASK 1
118 #define EXYNOS_4x12_MODE_SWITCH_HOST 1
159 return -EINVAL; in exynos4x12_rate_to_clk()
167 struct samsung_usb2_phy_driver *drv = inst->drv; in exynos4x12_isol() local
171 switch (inst->cfg->id) { in exynos4x12_isol()
[all …]
H A Dphy-exynos5250-usb2.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Samsung SoC USB 1.1/2.0 PHY driver - Exynos 5250 support
13 #include "phy-samsung-usb2.h"
50 #define EXYNOS_5250_HOSTPHYCTRL0_LINKSWRST BIT(1)
88 #define EXYNOS_5250_HOSTEHCICTRL_FLADJVALHOST_SHIFT 1
95 #define EXYNOS_5250_HOSTOHCICTRL_FRAMELENVAL_SHIFT 1
115 #define EXYNOS_5250_USBOTGSYS_SIDDQ_UOTG BIT(1)
126 #define EXYNOS_5250_MODE_SWITCH_MASK 1
128 #define EXYNOS_5250_MODE_SWITCH_HOST 1
168 return -EINVAL; in exynos5250_rate_to_clk()
[all …]
/openbmc/linux/drivers/cpuidle/
H A Dcpuidle-psci.c1 // SPDX-License-Identifier: GPL-2.0-only
29 #include "cpuidle-psci.h"
52 struct cpuidle_driver *drv, int idx, in __psci_enter_domain_idle_state() argument
56 u32 *states = data->psci_states; in __psci_enter_domain_idle_state()
57 struct device *pd_dev = data->dev; in __psci_enter_domain_idle_state()
63 return -1; in __psci_enter_domain_idle_state()
75 ret = psci_cpu_suspend_enter(state) ? -1 : idx; in __psci_enter_domain_idle_state()
90 struct cpuidle_driver *drv, int idx) in psci_enter_domain_idle_state() argument
92 return __psci_enter_domain_idle_state(dev, drv, idx, false); in psci_enter_domain_idle_state()
96 struct cpuidle_driver *drv, in psci_enter_s2idle_domain_idle_state() argument
[all …]
H A Ddriver.c2 * driver.c - driver support
4 * (C) 2006-2007 Venkatesh Pallipadi <venkatesh.pallipadi@intel.com>
30 * __cpuidle_get_cpu_driver - return the cpuidle driver tied to a CPU.
42 * __cpuidle_unset_driver - unset per CPU driver variables.
43 * @drv: a valid pointer to a struct cpuidle_driver
46 * variable. If @drv is different from the registered driver, the corresponding
49 static inline void __cpuidle_unset_driver(struct cpuidle_driver *drv) in __cpuidle_unset_driver() argument
53 for_each_cpu(cpu, drv->cpumask) { in __cpuidle_unset_driver()
55 if (drv != __cpuidle_get_cpu_driver(cpu)) in __cpuidle_unset_driver()
63 * __cpuidle_set_driver - set per CPU driver variables for the given driver.
[all …]
H A Dcpuidle.c2 * cpuidle.c - core cpuidle infrastructure
4 * (C) 2006-2007 Venkatesh Pallipadi <venkatesh.pallipadi@intel.com>
11 #include "linux/percpu-defs.h"
49 off = 1; in disable_cpuidle()
52 bool cpuidle_not_available(struct cpuidle_driver *drv, in cpuidle_not_available() argument
55 return off || !initialized || !drv || !dev || !dev->enabled; in cpuidle_not_available()
59 * cpuidle_play_dead - cpu off-lining
66 struct cpuidle_driver *drv = cpuidle_get_cpu_driver(dev); in cpuidle_play_dead() local
69 if (!drv) in cpuidle_play_dead()
70 return -ENODEV; in cpuidle_play_dead()
[all …]
/openbmc/linux/drivers/media/radio/
H A Dradio-isa.c1 // SPDX-License-Identifier: GPL-2.0-only
17 #include <media/v4l2-device.h>
18 #include <media/v4l2-ioctl.h>
19 #include <media/v4l2-fh.h>
20 #include <media/v4l2-ctrls.h>
21 #include <media/v4l2-event.h>
23 #include "radio-isa.h"
37 strscpy(v->driver, isa->drv->driver.driver.name, sizeof(v->driver)); in radio_isa_querycap()
38 strscpy(v->card, isa->drv->card, sizeof(v->card)); in radio_isa_querycap()
39 snprintf(v->bus_info, sizeof(v->bus_info), "ISA:%s", dev_name(isa->v4l2_dev.dev)); in radio_isa_querycap()
[all …]
/openbmc/linux/arch/arm64/boot/dts/exynos/
H A Dexynos5433-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos5433 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5433 SoC pin-mux and pin-config options are listed as device
12 #include "exynos-pinctrl.h"
15 pin- ## _pin { \
17 samsung,pin-function = <EXYNOS_PIN_FUNC_ ##_func>; \
18 samsung,pin-pud = <EXYNOS_PIN_PULL_ ##_pull>; \
19 samsung,pin-drv = <EXYNOS5433_PIN_DRV_ ##_drv>; \
32 gpa0: gpa0-gpio-bank {
33 gpio-controller;
[all …]
H A Dexynos7-pinctrl.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's Exynos7 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos7 SoC pin-mux and pin-config options are listed as
12 #include "exynos-pinctrl.h"
15 gpa0: gpa0-gpio-bank {
16 gpio-controller;
17 #gpio-cells = <2>;
19 interrupt-controller;
20 interrupt-parent = <&gic>;
21 #interrupt-cells = <2>;
[all …]
/openbmc/linux/drivers/phy/renesas/
H A Dphy-rcar-gen2.c1 // SPDX-License-Identifier: GPL-2.0
3 * Renesas R-Car Gen2 PHY driver
56 struct rcar_gen2_phy_driver *drv; member
79 struct rcar_gen2_channel *channel = phy->channel; in rcar_gen2_phy_init()
80 struct rcar_gen2_phy_driver *drv = channel->drv; in rcar_gen2_phy_init() local
88 * driver. Achieving this with cmpxcgh() should be SMP-safe. in rcar_gen2_phy_init()
90 if (cmpxchg(&channel->selected_phy, -1, phy->number) != -1) in rcar_gen2_phy_init()
91 return -EBUSY; in rcar_gen2_phy_init()
93 clk_prepare_enable(drv->clk); in rcar_gen2_phy_init()
95 spin_lock_irqsave(&drv->lock, flags); in rcar_gen2_phy_init()
[all …]
/openbmc/linux/include/linux/
H A Dcpuidle.h2 * cpuidle.h - a generic framework for CPU idle power management
34 #define CPUIDLE_STATE_DISABLED_BY_DRIVER BIT(1)
61 struct cpuidle_driver *drv,
67 * CPUs execute ->enter_s2idle with the local tick or entire timekeeping
68 * suspended, so it must not re-enable interrupts at any point (even
71 * This callback may point to the same function as ->enter if all of
75 struct cpuidle_driver *drv,
82 #define CPUIDLE_FLAG_COUPLED BIT(1) /* state applies to multiple cpus */
86 #define CPUIDLE_FLAG_TLB_FLUSHED BIT(5) /* idle-state flushes TLBs */
87 #define CPUIDLE_FLAG_RCU_IDLE BIT(6) /* idle-state takes care of RCU */
[all …]

12345678910>>...41