Home
last modified time | relevance | path

Searched full:dpram (Results 1 – 25 of 46) sorted by relevance

12

/openbmc/linux/drivers/net/can/softing/
H A Dsofting_fw.c16 * low level DPRAM command.
17 * Make sure that card->dpram[DPRAM_FCT_HOST] is preset
25 iowrite16(cmd, &card->dpram[DPRAM_FCT_PARAM]); in _softing_fct_cmd()
26 iowrite8(vector >> 8, &card->dpram[DPRAM_FCT_HOST + 1]); in _softing_fct_cmd()
27 iowrite8(vector, &card->dpram[DPRAM_FCT_HOST]); in _softing_fct_cmd()
34 ret = ioread8(&card->dpram[DPRAM_FCT_HOST]) + in _softing_fct_cmd()
35 (ioread8(&card->dpram[DPRAM_FCT_HOST + 1]) << 8); in _softing_fct_cmd()
40 return ioread16(&card->dpram[DPRAM_FCT_RESULT]); in _softing_fct_cmd()
71 iowrite16(RES_NONE, &card->dpram[DPRAM_RECEIPT]); in softing_bootloader_command()
72 iowrite16(cmd, &card->dpram[DPRAM_COMMAND]); in softing_bootloader_command()
[all …]
H A Dsofting_main.c30 /* reset DPRAM */
35 iowrite8(ioread8(&card->dpram[DPRAM_V2_RESET]) & ~1, in softing_set_reset_dpram()
36 &card->dpram[DPRAM_V2_RESET]); in softing_set_reset_dpram()
45 iowrite8(ioread8(&card->dpram[DPRAM_V2_RESET]) | 1, in softing_clr_reset_dpram()
46 &card->dpram[DPRAM_V2_RESET]); in softing_clr_reset_dpram()
73 fifo_wr = ioread8(&card->dpram[DPRAM_TX_WR]); in softing_netdev_start_xmit()
74 fifo_rd = ioread8(&card->dpram[DPRAM_TX_RD]); in softing_netdev_start_xmit()
100 memcpy_toio(&card->dpram[DPRAM_TX + DPRAM_TX_SIZE * fifo_wr], in softing_netdev_start_xmit()
104 iowrite8(fifo_wr, &card->dpram[DPRAM_TX_WR]); in softing_netdev_start_xmit()
148 * pop 1 entry from the DPRAM queue, and process
[all …]
H A Dsofting.h41 spinlock_t spin; /* protect this structure & DPRAM access */
65 __iomem uint8_t *dpram; member
104 /* SOFTING DPRAM mappings */
148 /* DPRAM return codes */
153 /* DPRAM flags */
/openbmc/linux/drivers/media/test-drivers/visl/
H A Dvisl-dec.c128 for (i = 0; i < ARRAY_SIZE(run->h264.dpram->dpb); i++) { in visl_get_ref_frames()
129 vb2_buf = vb2_find_buffer(cap_q, run->h264.dpram->dpb[i].reference_ts); in visl_get_ref_frames()
131 run->h264.dpram->dpb[i].reference_ts, in visl_get_ref_frames()
144 for (i = 0; i < ARRAY_SIZE(run->hevc.dpram->dpb); i++) { in visl_get_ref_frames()
145 vb2_buf = vb2_find_buffer(cap_q, run->hevc.dpram->dpb[i].timestamp); in visl_get_ref_frames()
147 run->hevc.dpram->dpb[i].timestamp, in visl_get_ref_frames()
395 trace_v4l2_ctrl_h264_decode_params(run->h264.dpram); in visl_trace_ctrls()
397 for (i = 0; i < ARRAY_SIZE(run->h264.dpram->dpb); i++) in visl_trace_ctrls()
398 trace_v4l2_h264_dpb_entry(&run->h264.dpram->dpb[i], i); in visl_trace_ctrls()
407 trace_v4l2_ctrl_hevc_decode_params(run->hevc.dpram); in visl_trace_ctrls()
[all …]
H A Dvisl-dec.h36 const struct v4l2_ctrl_h264_decode_params *dpram; member
45 const struct v4l2_ctrl_hevc_decode_params *dpram; member
/openbmc/linux/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
H A Dfsl,cpm1-scc-qmc.yaml34 - const: dpram
128 reg-names = "scc_regs", "scc_pram", "dpram";
/openbmc/linux/drivers/staging/fieldbus/anybuss/
H A Danybuss-controller.h17 * - a regmap which provides access to the attached card's dpram;
H A Dhost.c12 * by reading and writing data to/from the Anybus-S Dual-Port RAM (dpram).
16 * Synchronization happens by means of two registers located in the dpram:
21 * 1. reserve, read/write, release dpram memory areas:
23 * memory areas. no dpram memory can be read or written except if reserved.
59 * by accessing the dpram from a single kernel thread only. User-space throws
1304 * use a dpram test to check if a card is present, this is only in anybuss_host_common_probe()
/openbmc/linux/arch/powerpc/include/asm/
H A Dcpm2.h155 /* The SMCs are relocated to any of the first eight DPRAM pages.
156 * We will fix these at the first locations of DPRAM, until we
764 #define RCCR_ERAM_0KB ((uint)0x00000000) /* use 0KB of dpram for microcode */
765 #define RCCR_ERAM_2KB ((uint)0x00002000) /* use 2KB of dpram for microcode */
766 #define RCCR_ERAM_4KB ((uint)0x00004000) /* use 4KB of dpram for microcode */
767 #define RCCR_ERAM_6KB ((uint)0x00006000) /* use 6KB of dpram for microcode */
768 #define RCCR_ERAM_8KB ((uint)0x00008000) /* use 8KB of dpram for microcode */
769 #define RCCR_ERAM_10KB ((uint)0x0000a000) /* use 10KB of dpram for microcode */
770 #define RCCR_ERAM_12KB ((uint)0x0000c000) /* use 12KB of dpram for microcode */
/openbmc/u-boot/include/configs/
H A DMCR3000.h70 /* Definitions for initial stack pointer and data area (in DPRAM) */
H A Damcore.h46 /* Definitions for initial stack pointer and data area (in DPRAM) */
H A DM5208EVBE.h93 /* Definitions for initial stack pointer and data area (in DPRAM) */
H A DM5275EVB.h119 * Definitions for initial stack pointer and data area (in DPRAM)
H A DM5272C3.h109 * Definitions for initial stack pointer and data area (in DPRAM)
H A DM53017EVB.h110 * Definitions for initial stack pointer and data area (in DPRAM)
H A DM5253DEMO.h117 * Definitions for initial stack pointer and data area (in DPRAM)
H A DM5235EVB.h105 * Definitions for initial stack pointer and data area (in DPRAM)
H A DM5373EVB.h104 * Definitions for initial stack pointer and data area (in DPRAM)
H A DM5329EVB.h104 * Definitions for initial stack pointer and data area (in DPRAM)
H A DM5485EVB.h131 * Definitions for initial stack pointer and data area (in DPRAM)
H A DM5249EVB.h64 * Definitions for initial stack pointer and data area (in DPRAM)
/openbmc/linux/drivers/soc/fsl/qe/
H A Dqmc.c208 void __iomem *dpram; member
1059 chan->s_param = qmc->dpram + (chan->id * 64); in qmc_setup_chan()
1284 qmc->dpram = devm_platform_ioremap_resource_byname(pdev, "dpram"); in qmc_cpm1_init_resources()
1285 if (IS_ERR(qmc->dpram)) in qmc_cpm1_init_resources()
1286 return PTR_ERR(qmc->dpram); in qmc_cpm1_init_resources()
/openbmc/linux/drivers/net/ethernet/freescale/
H A Ducc_geth.c311 pr_err("Can not allocate DPRAM memory\n"); in fill_init_enet_entries()
2396 pr_err("Can not allocate DPRAM memory for p_tx_glbl_pram\n"); in ucc_geth_startup()
2411 pr_err("Can not allocate DPRAM memory for p_thread_data_tx\n"); in ucc_geth_startup()
2438 pr_err("Can not allocate DPRAM memory for p_send_q_mem_reg\n"); in ucc_geth_startup()
2469 pr_err("Can not allocate DPRAM memory for p_scheduler\n"); in ucc_geth_startup()
2514 pr_err("Can not allocate DPRAM memory for p_tx_fw_statistics_pram\n"); in ucc_geth_startup()
2546 pr_err("Can not allocate DPRAM memory for p_rx_glbl_pram\n"); in ucc_geth_startup()
2560 pr_err("Can not allocate DPRAM memory for p_thread_data_rx\n"); in ucc_geth_startup()
2581 pr_err("Can not allocate DPRAM memory for p_rx_fw_statistics_pram\n"); in ucc_geth_startup()
2598 pr_err("Can not allocate DPRAM memory for p_rx_irq_coalescing_tbl\n"); in ucc_geth_startup()
[all …]
/openbmc/u-boot/include/asm-generic/
H A Dglobal_data.h12 * available very early after boot (like DPRAM on MPC8xx/MPC82xx, or
/openbmc/u-boot/arch/powerpc/cpu/mpc8xx/
H A Dstart.S147 /* set up the stack on top of internal DPRAM */
157 /* Zeroise the CPM dpram */

12