Home
last modified time | relevance | path

Searched +full:disable +full:- +full:energy +full:- +full:detect (Results 1 – 25 of 59) sorted by relevance

123

/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dsmsc-lan87xx.txt8 - clocks:
12 - smsc,disable-energy-detect:
13 If set, do not enable energy detect mode for the SMSC phy.
14 default: enable energy detect mode
17 smsc phy with disabled energy detect mode on an am335x based board.
19 pinctrl-names = "default", "sleep";
20 pinctrl-0 = <&davinci_mdio_default>;
21 pinctrl-1 = <&davinci_mdio_sleep>;
23 ethernetphy0: ethernet-phy@0 {
25 smsc,disable-energy-detect;
/openbmc/linux/drivers/net/phy/
H A Dsmsc.c1 // SPDX-License-Identifier: GPL-2.0+
27 /* Vendor-specific PHY Definitions */
70 if (phydev->interrupts == PHY_INTERRUPT_ENABLED) { in smsc_phy_config_intr()
91 struct smsc_phy_priv *priv = phydev->priv; in smsc_phy_config_edpd()
93 if (priv->edpd_enable) in smsc_phy_config_edpd()
107 if (irq_status != -ENODEV) in smsc_phy_handle_interrupt()
124 struct smsc_phy_priv *priv = phydev->priv; in smsc_phy_config_init()
130 if (!priv->edpd_mode_set_by_user && phydev->irq != PHY_POLL) in smsc_phy_config_init()
131 priv->edpd_enable = false; in smsc_phy_config_init()
161 switch (phydev->mdix_ctrl) { in lan87xx_config_aneg()
[all …]
/openbmc/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6ul-ccimx6ulsbcpro.dts1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
13 #include "imx6ul-ccimx6ulsom.dtsi"
20 compatible = "pwm-backlight";
22 brightness-levels = <0 4 8 16 32 64 128 255>;
23 default-brightness-level = <6>;
29 power-supply = <&ldo4_ext>;
34 remote-endpoint = <&display_out>;
[all …]
H A Dimx6ul-ccimx6ulsbcexpress.dts1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
10 #include <dt-bindings/input/input.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
13 #include "imx6ul-ccimx6ulsom.dtsi"
22 pinctrl-names = "default";
23 pinctrl-0 = <&pinctrl_adc1>;
28 pinctrl-names = "default";
29 pinctrl-0 = <&pinctrl_flexcan1>;
30 xceiver-supply = <&ext_3v3>;
[all …]
H A Dimx6ull-dhcom-picoitx.dts1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
6 * DHCM-iMX6ULL-C080-R051-F0409-SPI-E2-CAN2-SD-RTC-ADC-I-01D2
7 * DHCOR PCB number: 578-200 or newer
8 * DHCOM PCB number: 579-200 or newer
9 * PicoITX PCB number: 487-600 or newer
11 /dts-v1/;
13 #include "imx6ull-dhcom-som.dtsi"
14 #include "imx6ull-dhcom-som-cfg-sdcard.dtsi"
18 compatible = "dh,imx6ull-dhcom-picoitx", "dh,imx6ull-dhcom-som",
19 "dh,imx6ull-dhcor-som", "fsl,imx6ull";
[all …]
H A Dimx6ull-dhcom-som.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause
6 #include "imx6ull-dhcor-som.dtsi"
10 /delete-property/ spi2;
11 /delete-property/ spi3;
28 stdout-path = "serial0:115200n8";
31 reg_ext_3v3_ref: regulator-ext-3v3-ref {
32 compatible = "regulator-fixed";
33 regulator-always-on;
34 regulator-max-microvolt = <3300000>;
35 regulator-min-microvolt = <3300000>;
[all …]
H A Dimx6ull-tarragon-common.dtsi1 // SPDX-License-Identifier: GPL-2.0 OR MIT
5 /dts-v1/;
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/leds/common.h>
9 #include <dt-bindings/pwm/pwm.h>
18 stdout-path = &uart4;
26 emmc_pwrseq: emmc-pwrseq {
27 compatible = "mmc-pwrseq-emmc";
28 pinctrl-0 = <&pinctrl_emmc_rst>;
29 pinctrl-names = "default";
[all …]
H A Dimx6q-bosch-acc.dts1 // SPDX-License-Identifier: GPL-2.0
3 * Support for the i.MX6-based Bosch ACC board.
8 * Copyright (C) 2019-2021 Bosch Thermotechnik GmbH, Matthias Winker <matthias.winker@bosch.com>
12 /dts-v1/;
14 #include <dt-bindings/gpio/gpio.h>
15 #include <dt-bindings/leds/common.h>
20 compatible = "bosch,imx6q-acc", "fsl,imx6q";
37 backlight_lvds: backlight-lvds {
38 compatible = "pwm-backlight";
40 brightness-levels = <0 61 499 1706 4079 8022 13938 22237 33328 47623 65535>;
[all …]
/openbmc/linux/kernel/power/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
9 suspend-to-RAM state (e.g. the ACPI S3 state).
30 user-space before invoking suspend. There's a run-time switch
32 This setting changes the default for the run-tim switch. Say Y
33 to change the default to disable the kernel sys_sync().
60 for suspend states like suspend-to-RAM (STR) often don't work very
65 have it detect the saved image, restore memory state from it, and
72 <file:Documentation/power/swsusp-and-swap-files.rst>).
100 The default resume partition is the partition that the suspend-
101 to-disk implementation will look for a suspended disk image.
[all …]
/openbmc/linux/drivers/net/ethernet/marvell/
H A Dsky2.h1 /* SPDX-License-Identifier: GPL-2.0 */
30 /* Yukon-2 */
32 PCI_Y2_PIG_ENA = 1<<31, /* Enable Plug-in-Go (YUKON-2) */
33 PCI_Y2_DLL_DIS = 1<<30, /* Disable PCI DLL (YUKON-2) */
34 PCI_SW_PWR_ON_RST= 1<<30, /* SW Power on Reset (Yukon-EX) */
35 PCI_Y2_PHY2_COMA = 1<<29, /* Set PHY 2 to Coma Mode (YUKON-2) */
36 PCI_Y2_PHY1_COMA = 1<<28, /* Set PHY 1 to Coma Mode (YUKON-2) */
37 PCI_Y2_PHY2_POWD = 1<<27, /* Set PHY 2 to Power Down (YUKON-2) */
38 PCI_Y2_PHY1_POWD = 1<<26, /* Set PHY 1 to Power Down (YUKON-2) */
60 /* PCI_OUR_REG_3 32 bit Our Register 3 (Yukon-ECU only) */
[all …]
H A Dskge.h1 /* SPDX-License-Identifier: GPL-2.0 */
133 CS_CLK_RUN_HOT = 1<<13,/* CLK_RUN hot m. (YUKON-Lite only) */
134 CS_CLK_RUN_RST = 1<<12,/* CLK_RUN reset (YUKON-Lite only) */
135 CS_CLK_RUN_ENA = 1<<11,/* CLK_RUN enable (YUKON-Lite only) */
155 PC_VAUX_DIS = 1<<6, /* Switch VAUX Disable */
157 PC_VCC_DIS = 1<<4, /* Switch VCC Disable */
247 TST_CFG_WRITE_OFF= 1<<0, /* Disable Config Reg WR */
254 CFG_DIS_M2_CLK = 1<<1, /* Disable Clock for 2nd MAC */
262 CHIP_ID_YUKON_LITE = 0xb1, /* Chip ID for YUKON-Lite (Rev. A1-A3) */
263 CHIP_ID_YUKON_LP = 0xb2, /* Chip ID for YUKON-LP */
[all …]
/openbmc/linux/drivers/net/usb/
H A Dsmsc95xx.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
4 * Copyright (C) 2007-2008 SMSC
18 #define TX_CMD_B_ADD_CRC_DIS_ (0x00002000) /* Add CRC Disable */
19 #define TX_CMD_B_DIS_PADDING_ (0x00001000) /* Disable Frame Padding */
38 /* SCSRs - System Control and Status Registers */
108 #define PM_CTL_ED_EN_ (0x00000004) /* Energy Detect Enable */
111 #define PM_CTL_WUPS_ED_ (0x00000001) /* Energy Detect */
144 #define E2P_CMD_EWDS_ (0x10000000) /* Erase/Write Disable */
167 #define STRAP_STATUS_PWR_SEL_ (0x00000020) /* Device self-powered */
168 #define STRAP_STATUS_AMDIX_EN_ (0x00000010) /* Auto-MDIX Enabled */
[all …]
H A Dsmsc95xx.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (C) 2007-2008 SMSC
59 #define PHY_HWIRQ (SMSC95XX_NR_IRQS - 1)
85 struct smsc95xx_priv *pdata = dev->driver_priv; in smsc95xx_read_reg()
90 if (current != pdata->pm_task) in smsc95xx_read_reg()
99 ret = ret < 0 ? ret : -ENODATA; in smsc95xx_read_reg()
101 if (ret != -ENODEV) in smsc95xx_read_reg()
102 netdev_warn(dev->net, "Failed to read reg index 0x%08x: %d\n", in smsc95xx_read_reg()
116 struct smsc95xx_priv *pdata = dev->driver_priv; in smsc95xx_write_reg()
121 if (current != pdata->pm_task) in smsc95xx_write_reg()
[all …]
H A Dsmsc75xx.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (C) 2007-2010 SMSC
94 ret = ret < 0 ? ret : -ENODATA; in __smsc75xx_read_reg()
96 netdev_warn(dev->net, "Failed to read reg index 0x%08x: %d\n", in __smsc75xx_read_reg()
128 netdev_warn(dev->net, "Failed to write reg index 0x%08x: %d\n", in __smsc75xx_write_reg()
170 netdev_warn(dev->net, "Error reading MII_ACCESS\n"); in __smsc75xx_phy_wait_not_busy()
178 return -EIO; in __smsc75xx_phy_wait_not_busy()
188 mutex_lock(&dev->phy_mutex); in __smsc75xx_mdio_read()
193 netdev_warn(dev->net, "MII is busy in smsc75xx_mdio_read\n"); in __smsc75xx_mdio_read()
198 phy_id &= dev->mii.phy_id_mask; in __smsc75xx_mdio_read()
[all …]
/openbmc/linux/arch/riscv/kernel/
H A Dhead.S1 /* SPDX-License-Identifier: GPL-2.0-only */
6 #include <asm/asm-offsets.h>
18 #include "efi-header.S"
23 * Image header expected by Linux boot-loaders. The image header data
32 c.li s4,-13
42 /* Image load offset (0MB) from start of RAM for M-mode */
54 .dword _end - _start
63 .word pe_head_start - _start
144 * Disable FPU & VECTOR to detect illegal usage of
217 li a0, -1
[all …]
/openbmc/linux/drivers/net/ethernet/smsc/
H A Dsmsc911x.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Copyright (C) 2004-2008 SMSC
5 * Copyright (C) 2005-2008 ARM
56 #define SMSC_MDIONAME "smsc911x-mdio"
57 #define SMSC_DRV_VERSION "2008-10-21"
145 #define __smsc_shift(pdata, reg) ((reg) << ((pdata)->config.shift))
149 if (pdata->config.flags & SMSC911X_USE_32BIT) in __smsc911x_reg_read()
150 return readl(pdata->ioaddr + reg); in __smsc911x_reg_read()
152 if (pdata->config.flags & SMSC911X_USE_16BIT) in __smsc911x_reg_read()
153 return ((readw(pdata->ioaddr + reg) & 0xFFFF) | in __smsc911x_reg_read()
[all …]
/openbmc/linux/sound/soc/fsl/
H A Dfsl_micfil.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
19 #include <linux/dma/imx-dma.h>
114 { .compatible = "fsl,imx8mm-micfil", .data = &fsl_micfil_imx8mm },
115 { .compatible = "fsl,imx8mp-micfil", .data = &fsl_micfil_imx8mp },
116 { .compatible = "fsl,imx93-micfil", .data = &fsl_micfil_imx93 },
140 switch (micfil->quality) { in micfil_set_quality()
160 return -EINVAL; in micfil_set_quality()
163 return regmap_update_bits(micfil->regmap, REG_MICFIL_CTRL2, in micfil_set_quality()
174 ucontrol->value.integer.value[0] = micfil->quality; in micfil_quality_get()
185 micfil->quality = ucontrol->value.integer.value[0]; in micfil_quality_set()
[all …]
/openbmc/linux/drivers/net/ieee802154/
H A Dmcr20a.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Driver for NXP MCR20A 802.15.4 Wireless-PAN Networking controller
50 MCR20A_CCA_ED, // energy detect - CCA bit not active,
52 MCR20A_CCA_MODE1, // energy detect - CCA bit ACTIVE
53 MCR20A_CCA_MODE2, // 802.15.4 compliant signal detect - CCA bit ACTIVE
66 /* IEEE-802.15.4 defined constants (2.4 GHz logical channels) */
128 #define printdev(X) (&X->spi->dev)
452 lp->reg_msg.complete = NULL; in mcr20a_write_tx_buf_complete()
453 lp->reg_cmd[0] = MCR20A_WRITE_REG(DAR_PHY_CTRL1); in mcr20a_write_tx_buf_complete()
454 lp->reg_data[0] = MCR20A_XCVSEQ_TX; in mcr20a_write_tx_buf_complete()
[all …]
/openbmc/linux/include/linux/
H A Dpower_supply.h1 /* SPDX-License-Identifier: GPL-2.0-only */
226 /* Run-time specific power supply configuration */
359 * struct power_supply_maintenance_charge_table - setting for maintenace charging
373 * charging setting, disable charging until we reach
387 * Energy
392 * +-------------------------------------------------------------------> t
394 * Practically this means that the Li-ions are wandering back and forth in the
400 * Energy
405 * +-------------------------------------------------------------------> t
411 * settings, then disable charging completely after we reach the last one,
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlegacy/
H A Dcommands.h8 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
33 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
92 /* Multi-Station support */
138 /* RF-KILL commands and notifications */
184 * when sending the response to each driver-originated command, so
196 * 0:7 tfd idx - position within TX queue
199 * 14 huge - driver sets this to indicate command is in the
201 * 15 unsolicited RX or uCode-originated notification
215 * 1) DSP gain (or sometimes called DSP attenuation). This is a fine-grained
[all …]
/openbmc/u-boot/drivers/net/phy/
H A Dmv88e61xx.c1 // SPDX-License-Identifier: GPL-2.0+
43 #define PORT_MASK ((1 << PORT_COUNT) - 1)
228 val = bus->read(bus, smi_addr, MDIO_DEVAD_NONE, SMI_CMD_REG); in mv88e61xx_smi_wait()
233 } while (--timeout); in mv88e61xx_smi_wait()
236 return -ETIMEDOUT; in mv88e61xx_smi_wait()
243 * which on-chip register set you are reading/writing (the various PHYs, their
248 * single-chip addressing mode, where it responds to all SMI addresses, using
252 * non-zero address, it only responds to that SMI address and requires indirect
257 struct mv88e61xx_phy_priv *priv = phydev->priv; in mv88e61xx_reg_read()
258 struct mii_dev *mdio_bus = priv->mdio_bus; in mv88e61xx_reg_read()
[all …]
/openbmc/linux/arch/arm/boot/dts/st/
H A Dstm32mp15xx-dhcom-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright (C) 2019-2020 Marek Vasut <marex@denx.de>
6 #include "stm32mp15-pinctrl.dtsi"
7 #include "stm32mp15xxaa-pinctrl.dtsi"
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/mfd/st,stpmic1.h>
23 stdout-path = "serial0:115200n8";
31 reserved-memory {
32 #address-cells = <1>;
33 #size-cells = <1>;
[all …]
/openbmc/linux/drivers/net/wireless/intel/iwlwifi/dvm/
H A Dcommands.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2005-2014 Intel Corporation
7 * Please use iwl-xxxx-hw.h for hardware-related definitions.
29 /* Multi-Station support */
93 /* RF-KILL commands and notifications */
138 * - 4 standard TX queues
139 * - the command queue
140 * - 4 PAN TX queues
141 * - the PAN multicast queue, and
142 * - the AUX (TX during scan dwell) queue.
[all …]
/openbmc/linux/arch/arm/boot/dts/ti/omap/
H A Dam335x-shc.dts1 // SPDX-License-Identifier: GPL-2.0
8 /dts-v1/;
11 #include <dt-bindings/input/input.h>
15 compatible = "ti,am335x-shc", "ti,am335x-bone", "ti,am33xx";
29 operating-points = <
34 voltage-tolerance = <2>; /* 2 percentage */
35 cpu0-supply = <&dcdc2_reg>;
39 gpio-keys {
40 compatible = "gpio-keys";
42 back-button {
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dam335x-shc.dts1 // SPDX-License-Identifier: GPL-2.0
8 /dts-v1/;
11 #include <dt-bindings/input/input.h>
15 compatible = "ti,am335x-shc", "ti,am335x-bone", "ti,am33xx";
29 operating-points = <
34 voltage-tolerance = <2>; /* 2 percentage */
35 cpu0-supply = <&dcdc2_reg>;
40 compatible = "gpio-keys";
46 debounce-interval = <1000>;
47 wakeup-source;
[all …]

123