Home
last modified time | relevance | path

Searched full:cpupll (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/clk/mstar/
H A Dclk-msc313-cpupll.c71 static u32 msc313_cpupll_reg_read32(struct msc313_cpupll *cpupll, unsigned int reg) in msc313_cpupll_reg_read32() argument
75 value = ioread16(cpupll->base + reg + 4) << 16; in msc313_cpupll_reg_read32()
76 value |= ioread16(cpupll->base + reg); in msc313_cpupll_reg_read32()
81 static void msc313_cpupll_reg_write32(struct msc313_cpupll *cpupll, unsigned int reg, u32 value) in msc313_cpupll_reg_write32() argument
85 iowrite16(l, cpupll->base + reg); in msc313_cpupll_reg_write32()
86 iowrite16(h, cpupll->base + reg + 4); in msc313_cpupll_reg_write32()
89 static void msc313_cpupll_setfreq(struct msc313_cpupll *cpupll, u32 regvalue) in msc313_cpupll_setfreq() argument
93 msc313_cpupll_reg_write32(cpupll, REG_LPF_HIGH_BOTTOM, regvalue); in msc313_cpupll_setfreq()
95 iowrite16(0x1, cpupll->base + REG_LPF_MYSTERYONE); in msc313_cpupll_setfreq()
96 iowrite16(0x6, cpupll->base + REG_LPF_MYSTERYTWO); in msc313_cpupll_setfreq()
[all …]
H A DMakefile6 obj-$(CONFIG_MSTAR_MSC313_CPUPLL) += clk-msc313-cpupll.o
H A DKconfig3 bool "MStar CPUPLL driver"
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dmstar,msc313-cpupll.yaml4 $id: http://devicetree.org/schemas/clock/mstar,msc313-cpupll.yaml#
18 const: mstar,msc313-cpupll
40 cpupll: cpupll@206400 {
41 compatible = "mstar,msc313-cpupll";
/openbmc/linux/arch/arm/boot/dts/sigmastar/
H A Dmstar-v7.dtsi24 clocks = <&cpupll>;
160 cpupll: cpupll@206400 { label
161 compatible = "mstar,msc313-cpupll";
H A Dmstar-infinity2m.dtsi29 clocks = <&cpupll>;
/openbmc/linux/drivers/clk/berlin/
H A Dbg2q.c46 SYSPLL, CPUPLL, enumerator
54 [CPUPLL] = "cpupll",
307 pr_err("%pOF: Unable to map cpupll base\n", np); in berlin2q_clock_setup()
326 clk_names[CPUPLL], clk_names[REFCLK], 0); in berlin2q_clock_setup()
361 clk_hw_register_fixed_factor(NULL, "cpu", clk_names[CPUPLL], in berlin2q_clock_setup()
H A Dbg2.c91 SYSPLL, MEMPLL, CPUPLL, enumerator
107 [CPUPLL] = "cpupll",
167 CPUPLL, MEMPLL, MEMPLL, MEMPLL, MEMPLL
540 clk_names[CPUPLL], clk_names[REFCLK], 0); in berlin2_clock_setup()
592 parent_names[0] = clk_names[CPUPLL]; in berlin2_clock_setup()
598 clk_names[CPUPLL] = clk_hw_get_name(hw); in berlin2_clock_setup()
/openbmc/u-boot/arch/mips/mach-ath79/ar934x/
H A Dclk.c261 u32 ctrl, cpu, cpupll, ddr, ddrpll; in ar934x_update_clock() local
272 cpupll = ar934x_cpupll_to_hz(cpu); in ar934x_update_clock()
278 cpuclk = cpupll; in ar934x_update_clock()
287 ddrclk = cpupll; in ar934x_update_clock()
294 busclk = cpupll; in ar934x_update_clock()
/openbmc/linux/arch/mips/alchemy/common/
H A Dpower.c83 /* restore clock configuration. Writing CPUPLL last will in restore_core_regs()
H A Dclock.c24 * - sysbus clock: CPU core clock (CPUPLL) divided by 2, 3 or 4.
/openbmc/linux/drivers/pinctrl/berlin/
H A Dpinctrl-as370.c287 BERLIN_PINCTRL_FUNCTION(0x0, "cpupll"), /* OUT */
H A Dberlin-bg4ct.c140 BERLIN_PINCTRL_FUNCTION(0x2, "cpupll"), /* CLKO */
/openbmc/linux/
H A Dopengrok2.0.log[all...]