Home
last modified time | relevance | path

Searched full:clkcfg (Results 1 – 22 of 22) sorted by relevance

/openbmc/linux/arch/riscv/boot/dts/microchip/
H A Dmpfs.dtsi25 clocks = <&clkcfg CLK_CPU>;
51 clocks = <&clkcfg CLK_CPU>;
79 clocks = <&clkcfg CLK_CPU>;
107 clocks = <&clkcfg CLK_CPU>;
135 clocks = <&clkcfg CLK_CPU>;
232 clkcfg: clkcfg@20002000 { label
233 compatible = "microchip,mpfs-clkcfg";
280 clocks = <&clkcfg CLK_MMUART0>;
292 clocks = <&clkcfg CLK_MMUART1>;
304 clocks = <&clkcfg CLK_MMUART2>;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dmicrochip,mpfs-clkcfg.yaml4 $id: http://devicetree.org/schemas/clock/microchip,mpfs-clkcfg.yaml#
13 Microchip PolarFire clock control (CLKCFG) is an integrated clock controller,
17 user nodes by the CLKCFG node phandle and the clock index in the group, from
22 const: microchip,mpfs-clkcfg
74 clkcfg: clock-controller@20002000 {
75 compatible = "microchip,mpfs-clkcfg";
/openbmc/linux/drivers/clk/pxa/
H A Dclk-pxa.c136 unsigned int unused, clkcfg; in pxa2xx_core_turbo_switch() local
140 asm("mrc p14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in pxa2xx_core_turbo_switch()
141 clkcfg &= ~CLKCFG_TURBO & ~CLKCFG_HALFTURBO; in pxa2xx_core_turbo_switch()
143 clkcfg |= CLKCFG_TURBO; in pxa2xx_core_turbo_switch()
144 clkcfg |= CLKCFG_FCS; in pxa2xx_core_turbo_switch()
153 : "=&r" (unused) : "r" (clkcfg)); in pxa2xx_core_turbo_switch()
162 unsigned int clkcfg = freq->clkcfg; in pxa2xx_cpll_change() local
193 /* Set new the CCCR and prepare CLKCFG */ in pxa2xx_cpll_change()
201 " mcr p14, 0, %2, c6, c0, 0 /* set CLKCFG[FCS] */\n" in pxa2xx_cpll_change()
207 : "r" (mdrefr), "r" (clkcfg), "r" (preset_mdrefr), in pxa2xx_cpll_change()
H A Dclk-pxa27x.c169 * Control variables are A, L, 2N for CCCR; B, HT, T for CLKCFG.
204 unsigned long clkcfg; in clk_pxa27x_cpll_get_rate() local
209 asm("mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in clk_pxa27x_cpll_get_rate()
210 t = clkcfg & (1 << 0); in clk_pxa27x_cpll_get_rate()
211 ht = clkcfg & (1 << 2); in clk_pxa27x_cpll_get_rate()
301 unsigned long clkcfg; in clk_pxa27x_core_get_parent() local
309 asm("mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in clk_pxa27x_core_get_parent()
310 t = clkcfg & (1 << 0); in clk_pxa27x_core_get_parent()
311 ht = clkcfg & (1 << 2); in clk_pxa27x_core_get_parent()
361 unsigned long clkcfg; in clk_pxa27x_system_bus_get_rate() local
[all …]
H A Dclk-pxa25x.c175 unsigned long clkcfg; in clk_pxa25x_core_get_parent() local
178 asm("mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in clk_pxa25x_core_get_parent()
179 t = clkcfg & (1 << 0); in clk_pxa25x_core_get_parent()
218 unsigned long clkcfg, cccr = readl(clk_regs + CCCR); in clk_pxa25x_cpll_get_rate() local
221 asm("mrc\tp14, 0, %0, c6, c0, 0" : "=r" (clkcfg)); in clk_pxa25x_cpll_get_rate()
222 t = clkcfg & (1 << 0); in clk_pxa25x_cpll_get_rate()
H A Dclk-pxa.h141 unsigned int clkcfg; member
/openbmc/linux/Documentation/devicetree/bindings/rtc/
H A Dmicrochip,mfps-rtc.yaml63 clocks = <&clkcfg CLK_RTC>, <&clkcfg CLK_RTCREF>;
/openbmc/linux/Documentation/devicetree/bindings/net/can/
H A Dmicrochip,mpfs-can.yaml42 clocks = <&clkcfg 17>;
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dmicrochip,mpfs-musb.yaml52 clocks = <&clkcfg CLK_USB>;
/openbmc/linux/Documentation/devicetree/bindings/spi/
H A Dmicrochip,mpfs-spi.yaml54 clocks = <&clkcfg CLK_SPI0>;
/openbmc/linux/Documentation/devicetree/bindings/i2c/
H A Dmicrochip,corei2c.yaml51 clocks = <&clkcfg 15>;
/openbmc/u-boot/board/Barix/ipam390/
H A Dipam390-ais-uart.cfg121 ; See PERIPHCLKCFG section for the format of the CLKCFG field.
125 ; PERIPHCLKCFG: | CLKCFG |
/openbmc/linux/drivers/clk/ralink/
H A Dclk-mt7621.c261 u32 clkcfg, clk_sel, curclk, ffiv, ffrac; in mt7621_cpu_recalc_rate() local
265 regmap_read(sysc, SYSC_REG_CLKCFG0, &clkcfg); in mt7621_cpu_recalc_rate()
266 clk_sel = FIELD_GET(CPU_CLK_SEL_MASK, clkcfg); in mt7621_cpu_recalc_rate()
/openbmc/linux/Documentation/devicetree/bindings/gpio/
H A Dmicrochip,mpfs-gpio.yaml82 clocks = <&clkcfg 25>;
/openbmc/linux/Documentation/devicetree/bindings/pwm/
H A Dmicrochip,corepwm.yaml80 clocks = <&clkcfg 30>;
/openbmc/linux/arch/arm/mach-pxa/
H A Dsleep.S74 mov r0, #0x2 @ prepare value for CLKCFG
/openbmc/linux/drivers/clk/microchip/
H A Dclk-mpfs.c486 { .compatible = "microchip,mpfs-clkcfg", },
494 .name = "microchip-mpfs-clkcfg",
/openbmc/linux/drivers/gpu/drm/i915/gt/
H A Dintel_gt_clock_utils.c150 * (“CLKCFG”) MCHBAR register) in gen4_read_clock_frequency()
/openbmc/linux/drivers/gpu/drm/i915/
H A Dintel_mchbar_regs.h51 #define CLKCFG _MMIO(MCHBAR_MIRROR_BASE + 0xc00) macro
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_cdclk.c3335 u32 clkcfg; in i9xx_hrawclk() local
3347 clkcfg = intel_de_read(dev_priv, CLKCFG) & CLKCFG_FSB_MASK; in i9xx_hrawclk()
3350 switch (clkcfg) { in i9xx_hrawclk()
3364 MISSING_CASE(clkcfg); in i9xx_hrawclk()
3368 switch (clkcfg) { in i9xx_hrawclk()
/openbmc/linux/drivers/gpu/drm/i915/soc/
H A Dintel_dram.c50 tmp = intel_uncore_read(&dev_priv->uncore, CLKCFG); in pnv_detect_mem_freq()
/openbmc/linux/
H A Dopengrok1.0.log[all...]