Home
last modified time | relevance | path

Searched +full:active +full:- +full:delay (Results 1 – 25 of 1059) sorted by relevance

12345678910>>...43

/openbmc/linux/arch/arm64/boot/dts/nvidia/
H A Dtegra210-p2180.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/mfd/max77620.h>
17 stdout-path = "serial0:115200n8";
26 vdd-supply = <&vdd_gpu>;
31 /delete-property/ dmas;
32 /delete-property/ dma-names;
45 vcc-supply = <&vdd_1v8>;
46 address-width = <8>;
49 read-only;
55 clock-frequency = <400000>;
[all …]
H A Dtegra210-p3450-0000.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/input/gpio-keys.h>
5 #include <dt-bindings/input/linux-event-codes.h>
6 #include <dt-bindings/mfd/max77620.h>
12 compatible = "nvidia,p3450-0000", "nvidia,tegra210";
22 stdout-path = "serial0:115200n8";
33 hvddio-pex-supply = <&vdd_1v8>;
34 dvddio-pex-supply = <&vdd_pex_1v05>;
35 vddio-pex-ctl-supply = <&vdd_1v8>;
[all …]
H A Dtegra210-p2894.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 #include <dt-bindings/input/input.h>
4 #include <dt-bindings/input/gpio-keys.h>
5 #include <dt-bindings/mfd/max77620.h>
6 #include <dt-bindings/pinctrl/pinctrl-tegra.h>
16 stdout-path = "serial0:115200n8";
26 pinctrl-names = "boot";
27 pinctrl-0 = <&state_boot>;
35 nvidia,enable-input = <TEGRA_PIN_DISABLE>;
36 nvidia,open-drain = <TEGRA_PIN_DISABLE>;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/power/reset/
H A Dgpio-restart.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/reset/gpio-restart.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sebastian Reichel <sre@kernel.org>
17 'open-source' is not found, the GPIO line will be driven in the inactive state. Otherwise its
21 is configured as an output, and driven active, triggering a level triggered reset condition.
22 This will also cause an inactive->active edge condition, triggering positive edge triggered
23 reset. After a delay specified by active-delay, the GPIO is set to inactive, thus causing an
24 active->inactive edge, triggering negative edge triggered reset. After a delay specified by
[all …]
H A Dgpio-poweroff.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/power/reset/gpio-poweroff.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sebastian Reichel <sre@kernel.org>
15 from inactive to active. After a delay (active-delay-ms) it
17 delay (inactive-delay-ms) it is configured as active again.
19 the system is still running after waiting some time (timeout-ms).
23 const: gpio-poweroff
32 it to an output when the power-off sequence is initiated. If this optional
[all …]
/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dfreeze_controller.c1 // SPDX-License-Identifier: GPL-2.0+
33 writel(SYSMGR_FRZCTRL_SRC_VIO1_ENUM_SW, &freeze_controller_base->src); in sys_mgr_frzctrl_freeze_req()
38 &freeze_controller_base->vioctrl + channel_id); in sys_mgr_frzctrl_freeze_req()
41 * Assert active low enrnsl, plniotri in sys_mgr_frzctrl_freeze_req()
51 * Note: Delay for 20ns at min in sys_mgr_frzctrl_freeze_req()
52 * Assert active low bhniotri signal and de-assert in sys_mgr_frzctrl_freeze_req()
53 * active high csrdone in sys_mgr_frzctrl_freeze_req()
66 * Assert active low enrnsl, plniotri and in sys_mgr_frzctrl_freeze_req()
73 clrbits_le32(&freeze_controller_base->hioctrl, reg_cfg_mask); in sys_mgr_frzctrl_freeze_req()
76 * assert active low bhniotri & nfrzdrv signals, in sys_mgr_frzctrl_freeze_req()
[all …]
/openbmc/u-boot/cmd/
H A Dbootmenu.c1 // SPDX-License-Identifier: GPL-2.0+
3 * (C) Copyright 2011-2013 Pali Rohár <pali.rohar@gmail.com>
34 int delay; /* delay for autoboot */ member
35 int active; /* active menu entry */ member
61 int reverse = (entry->menu->active == entry->num); in bootmenu_print_entry()
64 * Move cursor to line where the entry will be drown (entry->num) in bootmenu_print_entry()
67 printf(ANSI_CURSOR_POSITION, entry->num + 4, 1); in bootmenu_print_entry()
74 puts(entry->title); in bootmenu_print_entry()
85 if (menu->delay > 0) { in bootmenu_autoboot_loop()
86 printf(ANSI_CURSOR_POSITION, menu->count + 5, 1); in bootmenu_autoboot_loop()
[all …]
/openbmc/linux/arch/arm64/boot/dts/exynos/
H A Dexynos5433-tmu.dtsi1 // SPDX-License-Identifier: GPL-2.0
8 #include <dt-bindings/thermal/thermal.h>
11 thermal-zones {
12 atlas0_thermal: atlas0-thermal {
13 thermal-sensors = <&tmu_atlas0>;
14 polling-delay-passive = <0>;
15 polling-delay = <0>;
17 atlas0_alert_0: atlas0-alert-0 {
20 type = "active";
22 atlas0_alert_1: atlas0-alert-1 {
[all …]
/openbmc/linux/include/soc/at91/
H A Dat91sam9_ddrsdr.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
46 #define AT91_DDRSDRC_OCD (1 << 12) /* Off-Chip Driver [SAM9 Only] */
48 #define AT91_DDRSDRC_ACTBST (1 << 18) /* Active Bank X to Burst Stop Read Access Bank Y [SAM9 Onl…
51 #define AT91_DDRSDRC_TRAS (0xf << 0) /* Active to Precharge delay */
52 #define AT91_DDRSDRC_TRCD (0xf << 4) /* Row to Column delay */
53 #define AT91_DDRSDRC_TWR (0xf << 8) /* Write recovery delay */
54 #define AT91_DDRSDRC_TRC (0xf << 12) /* Row cycle delay */
55 #define AT91_DDRSDRC_TRP (0xf << 16) /* Row precharge delay */
56 #define AT91_DDRSDRC_TRRD (0xf << 20) /* Active BankA to BankB */
57 #define AT91_DDRSDRC_TWTR (0x7 << 24) /* Internal Write to Read delay */
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-lpc32xx/
H A Demc.h1 /* SPDX-License-Identifier: GPL-2.0+ */
22 u32 t_ras; /* Active to precharge command period */
23 u32 t_srex; /* Self-refresh exit time */
26 u32 t_rc; /* Active to active command period */
27 u32 t_rfc; /* Auto-refresh period */
28 u32 t_xsr; /* Exit self-refresh to active command time */
29 u32 t_rrd; /* Active bank A to active bank B latency */
30 u32 t_mrd; /* Load mode register to active command time */
43 u32 waitwen; /* Delay from chip select to write enable */
44 u32 waitoen; /* Delay to output enable */
[all …]
/openbmc/linux/arch/arm/boot/dts/samsung/
H A Dexynos5422-odroidxu3-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Hardkernel Odroid XU3/XU3-Lite/XU4 boards common device tree source
12 #include <dt-bindings/input/input.h>
13 #include "exynos5422-odroid-core.dtsi"
20 gpio-keys {
21 compatible = "gpio-keys";
22 pinctrl-names = "default";
23 pinctrl-0 = <&power_key>;
25 power-key {
28 * pin (active high) of the S2MPS11 PMIC, which acts
[all …]
/openbmc/linux/Documentation/devicetree/bindings/regulator/
H A Dfixed-regulator.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/regulator/fixed-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Liam Girdwood <lgirdwood@gmail.com>
11 - Mark Brown <broonie@kernel.org>
16 expected to have the regulator-min-microvolt and regulator-max-microvolt
20 - $ref: regulator.yaml#
21 - if:
25 const: regulator-fixed-clock
[all …]
H A Dregulator-max77620.txt3 Device has multiple DCDC(sd[0-3] and LDOs(ldo[0-8]). The input supply
6 sub-node "regulators" which is child node of device node.
14 -------------------
18 in-sd0-supply: Input supply for SD0, INA-SD0 or INB-SD0 pins.
19 in-sd1-supply: Input supply for SD1.
20 in-sd2-supply: Input supply for SD2.
21 in-sd3-supply: Input supply for SD3.
22 in-ldo0-1-supply: Input supply for LDO0 and LDO1.
23 in-ldo2-supply: Input supply for LDO2.
24 in-ldo3-5-supply: Input supply for LDO3 and LDO5
[all …]
H A Dtps65132-regulator.txt4 - compatible: "ti,tps65132"
5 - reg: I2C slave address
9 device node describe the properties of these regulators. The sub-node
11 -For regulator outp, the sub node name should be "outp".
12 -For regulator outn, the sub node name should be "outn".
14 -enable-gpios:(active high, output) Regulators are controlled by the input pins.
17 -active-discharge-gpios: (active high, output) Some configurations use delay mechanisms
20 the delay mechanism. Requires specification of ti,active-discharge-time-us
21 -ti,active-discharge-time-us: how long the active discharge gpio should be
22 asserted for during active discharge, in microseconds.
[all …]
/openbmc/linux/Documentation/devicetree/bindings/serial/
H A Drs485.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 direction for the built-in half-duplex mode. The properties described
11 hereafter shall be given to a half-duplex capable UART node.
14 - Rob Herring <robh@kernel.org>
17 rs485-rts-delay:
18 description: prop-encoded-array <a b>
19 $ref: /schemas/types.yaml#/definitions/uint32-array
21 - description: Delay between rts signal and beginning of data sent in
[all …]
/openbmc/u-boot/include/
H A Dddr_spd.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Copyright 2008-2014 Freescale Semiconductor, Inc.
10 * Format from "JEDEC Standard No. 21-C,
37 unsigned char clk_cycle2; /* 23 Min SDRAM Cycle time @ CL=X-0.5 */
39 Clk @ CL=X-0.5 (tAC) */
40 unsigned char clk_cycle3; /* 25 Min SDRAM Cycle time @ CL=X-1 */
41 unsigned char clk_access3; /* 26 Max Access from Clk @ CL=X-1 (tAC) */
43 unsigned char trrd; /* 28 Min Row Active to Row Active (tRRD) */
44 unsigned char trcd; /* 29 Min RAS to CAS Delay (tRCD) */
51 unsigned char res_36_40[5];/* 36-40 reserved for VCSDRAM */
[all …]
/openbmc/linux/Documentation/devicetree/bindings/display/panel/
H A Dsamsung,ld9040.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrzej Hajda <a.hajda@samsung.com>
13 - $ref: panel-common.yaml#
14 - $ref: /schemas/spi/spi-peripheral-props.yaml#
20 display-timings: true
23 reset-gpios: true
25 vdd3-supply:
28 vci-supply:
[all …]
/openbmc/phosphor-fan-presence/monitor/test/
H A Dpower_off_rule_test.cpp26 "delay": 0, in TEST()
33 "delay": 0, in TEST()
40 "delay": 1, in TEST()
47 "delay": 1, in TEST()
72 // wrong state, won't be active in TEST()
73 rules[0]->check(PowerRuleState::runtime, health); in TEST()
74 EXPECT_FALSE(rules[0]->active()); in TEST()
76 rules[0]->check(PowerRuleState::atPgood, health); in TEST()
77 EXPECT_TRUE(rules[0]->active()); in TEST()
84 // powered off, but it should at least say it isn't active. in TEST()
[all …]
/openbmc/linux/drivers/power/reset/
H A Dgpio-restart.c1 // SPDX-License-Identifier: GPL-2.0-only
7 * Based on the gpio-poweroff driver.
12 #include <linux/delay.h>
32 /* drive it active, also inactive->active edge */ in gpio_restart_notify()
33 gpiod_direction_output(gpio_restart->reset_gpio, 1); in gpio_restart_notify()
34 mdelay(gpio_restart->active_delay_ms); in gpio_restart_notify()
36 /* drive inactive, also active->inactive edge */ in gpio_restart_notify()
37 gpiod_set_value(gpio_restart->reset_gpio, 0); in gpio_restart_notify()
38 mdelay(gpio_restart->inactive_delay_ms); in gpio_restart_notify()
40 /* drive it active, also inactive->active edge */ in gpio_restart_notify()
[all …]
H A Dgpio-poweroff.c1 // SPDX-License-Identifier: GPL-2.0-only
12 #include <linux/delay.h>
33 /* drive it active, also inactive->active edge */ in gpio_poweroff_do_poweroff()
37 /* drive inactive, also active->inactive edge */ in gpio_poweroff_do_poweroff()
41 /* drive it active, also inactive->active edge */ in gpio_poweroff_do_poweroff()
57 dev_err(&pdev->dev, in gpio_poweroff_probe()
60 return -EBUSY; in gpio_poweroff_probe()
63 input = device_property_read_bool(&pdev->dev, "input"); in gpio_poweroff_probe()
69 device_property_read_u32(&pdev->dev, "active-delay-ms", &active_delay); in gpio_poweroff_probe()
70 device_property_read_u32(&pdev->dev, "inactive-delay-ms", in gpio_poweroff_probe()
[all …]
/openbmc/u-boot/board/armadeus/apf27/
H A Dapf27.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Copyright (C) 2008-2013 Eric Jarrige <eric.jarrige@armadeus.org>
66 #if (ACFG_SDRAM_MBYTE_SYZE == 64) /* micron MT46H16M32LF -6 */
78 * down delay
81 * cycle delay > 0
85 * cycle delay 1..4
90 #define ACFG_SDRAM_RAS_DELAY 42 /* ns ACTIVE-to-PRECHARGE delay */
91 #define ACFG_SDRAM_RRD_DELAY 12 /* ns ACTIVE-to-ACTIVE delay */
92 #define ACFG_SDRAM_RCD_DELAY 18 /* ns Row to Column delay */
93 #define ACFG_SDRAM_RC_DELAY 70 /* ns Row cycle delay (tRFC
[all …]
/openbmc/u-boot/doc/device-tree-bindings/regulator/
H A Dfixed.txt4 The binding is done by the property "compatible" - this is different, than for
5 binding by the node prefix (doc/device-tree-bindings/regulator/regulator.txt).
8 - compatible: "regulator-fixed"
9 - regulator-name: this is required by the regulator uclass
12 - gpio: GPIO to use for enable control
13 - startup-delay-us: startup time in microseconds
14 - u-boot,off-on-delay-us: off delay time in microseconds
15 - regulator constraints (binding info: regulator.txt)
16 - enable-active-high: Polarity of GPIO is Active high. If this property
17 is missing, the default assumed is Active low.
[all …]
/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dmv_ddr_spd.h1 /* SPDX-License-Identifier: GPL-2.0 */
12 * Based on JEDEC Standard No. 21-C, 4.1.2.L-4:
18 /* block 1: module specific parameters sub-block */
20 /* block 1: hybrid memory parameters sub-block */
176 unsigned char byte_25; /* min ras to cas delay time (t rcd min), mtb */
177 unsigned char byte_26; /* min row precharge delay time (t rp min), mtb */
185 unsigned char byte_28; /* min active to precharge delay time (t ras min), l-s-byte, mtb */
186 unsigned char byte_29; /* min active to active/refresh delay time (t rc min), l-s-byte, mtb */
187 unsigned char byte_30; /* min refresh recovery delay time (t rfc1 min), l-s-byte, mtb */
188 unsigned char byte_31; /* min refresh recovery delay time (t rfc1 min), m-s-byte, mtb */
[all …]
/openbmc/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6dl-mamoj.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
14 compatible = "bticino,imx6dl-mamoj", "fsl,imx6dl";
22 backlight_lcd: backlight-lcd {
23 compatible = "pwm-backlight";
24 pwms = <&pwm3 0 25000>; /* 25000ns -> 40kHz */
25 brightness-levels = <0 4 8 16 32 64 128 160 192 224 255>;
26 default-brightness-level = <7>;
30 compatible = "fsl,imx-parallel-display";
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Dkirkwood-synology.dtsi1 // SPDX-License-Identifier: GPL-2.0
12 pinctrl: pin-controller@10000 {
13 pmx_alarmled_12: pmx-alarmled-12 {
18 pmx_fanctrl_15: pmx-fanctrl-15 {
23 pmx_fanctrl_16: pmx-fanctrl-16 {
28 pmx_fanctrl_17: pmx-fanctrl-17 {
33 pmx_fanalarm_18: pmx-fanalarm-18 {
38 pmx_hddled_20: pmx-hddled-20 {
43 pmx_hddled_21: pmx-hddled-21 {
48 pmx_hddled_22: pmx-hddled-22 {
[all …]

12345678910>>...43