Home
last modified time | relevance | path

Searched full:aclk_vop (Results 1 – 25 of 39) sorted by relevance

12

/openbmc/linux/Documentation/devicetree/bindings/display/rockchip/
H A Drockchip-vop.yaml59 - const: aclk_vop
112 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
H A Drockchip-vop2.yaml114 clocks = <&cru ACLK_VOP>,
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drv1126.dtsi204 <&cru ACLK_VOP>,
383 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
384 clocks = <&cru ACLK_VOP>, <&cru DCLK_VOP>, <&cru HCLK_VOP>;
410 clocks = <&cru ACLK_VOP>, <&cru HCLK_VOP>;
H A Drk322x.dtsi218 clocks =<&cru ACLK_VOP>,
664 clocks = <&cru ACLK_VOP>, <&cru DCLK_VOP>, <&cru HCLK_VOP>;
665 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
687 clocks = <&cru ACLK_VOP>, <&cru HCLK_VOP>;
H A Drk3188.dtsi120 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
137 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
H A Drk3066a.dtsi71 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
97 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
/openbmc/u-boot/include/dt-bindings/clock/
H A Drk3228-cru.h62 #define ACLK_VOP 211 macro
H A Drv1108-cru.h99 #define ACLK_VOP 202 macro
H A Drk3368-cru.h96 #define ACLK_VOP 198 macro
H A Drk3328-cru.h115 #define ACLK_VOP 205 macro
/openbmc/linux/include/dt-bindings/clock/
H A Drk3228-cru.h88 #define ACLK_VOP 211 macro
H A Drk3128-cru.h86 #define ACLK_VOP 211 macro
H A Drv1108-cru.h96 #define ACLK_VOP 202 macro
H A Drk3368-cru.h93 #define ACLK_VOP 198 macro
H A Drk3308-cru.h138 #define ACLK_VOP 136 macro
H A Drk3328-cru.h116 #define ACLK_VOP 145 macro
H A Drockchip,rv1126-cru.h241 #define ACLK_VOP 175 macro
H A Drockchip,rk3588-cru.h620 #define ACLK_VOP 605 macro
H A Drk3568-cru.h284 #define ACLK_VOP 221 macro
/openbmc/linux/drivers/clk/rockchip/
H A Dclk-rk3228.c537 GATE(ACLK_VOP, "aclk_vop", "aclk_vop_pre", 0, RK2928_CLKGATE_CON(13), 5, GFLAGS),
H A Dclk-rv1108.c444 GATE(ACLK_VOP, "aclk_vop", "aclk_vio0_pre", 0,
H A Dclk-rk3328.c706 GATE(ACLK_VOP, "aclk_vop", "aclk_vop_pre", 0, RK3328_CLKGATE_CON(21), 2, GFLAGS),
H A Dclk-rk3368.c729 GATE(ACLK_VOP, "aclk_vop", "aclk_vio0", 0, RK3368_CLKGATE_CON(16), 5, GFLAGS),
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3328.dtsi697 clocks = <&cru ACLK_VOP>, <&cru DCLK_LCDC>, <&cru HCLK_VOP>;
698 clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
719 clocks = <&cru ACLK_VOP>, <&cru HCLK_VOP>;
/openbmc/u-boot/drivers/clk/rockchip/
H A Dclk_rk3399.c681 int aclk_vop = 198*MHz; in rk3399_vop_set_clk() local
698 div = CPLL_HZ / aclk_vop; in rk3399_vop_set_clk()

12