Home
last modified time | relevance | path

Searched full:uart2_rxd (Results 1 – 25 of 63) sorted by relevance

123

/openbmc/u-boot/doc/device-tree-bindings/pinctrl/
H A Dmarvell,armada-cp110-pinctrl.txt44 37 UART2_RXD TWSI0_SCK PTP_PCLK_OUT TDM_INTn
125 51 SPI1_CSn[1] UART2_RXD UART0_CTS
149 8 UART2_RXD PTP_PCLK_OUT SYNCE1_CLK
203 62 UART2_RXD SATA0_PRESENT_ACTIVEn GE_MDC
/openbmc/u-boot/board/compulab/cl-som-am57x/
H A Dmux.c45 {UART2_RXD, (M15 | PIN_INPUT_PULLDOWN)}, /* UART2_RXD */
/openbmc/linux/arch/arm/boot/dts/ti/omap/
H A Dam335x-bonegreen-common.dtsi27 AM33XX_PADCONF(AM335X_PIN_SPI0_SCLK, PIN_INPUT, MUX_MODE1) /* spi0_sclk.uart2_rxd */
H A Ddra74x-mmc-iodelay.dtsi204 DRA7XX_CORE_IOPAD(0x37f0, PIN_INPUT_PULLUP | MODE_SELECT | MUX_MODE3) /* uart2_rxd.mmc4_dat0 */
215 DRA7XX_CORE_IOPAD(0x37f0, PIN_INPUT_PULLUP | MODE_SELECT | MUX_MODE3) /* uart2_rxd.mmc4_dat0 */
281 DRA7XX_CORE_IOPAD(0x37f0, PIN_INPUT_PULLUP | MODE_SELECT | MUX_MODE3) /* uart2_rxd.mmc4_dat0 */
292 DRA7XX_CORE_IOPAD(0x37f0, PIN_INPUT_PULLUP | MODE_SELECT | MUX_MODE3) /* uart2_rxd.mmc4_dat0 */
H A Dam335x-regor.dtsi167 AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_INPUT_PULLUP, MUX_MODE1) /* mii1_tx_clk.uart2_rxd */
H A Dam335x-pcm-953.dtsi197 AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_INPUT_PULLUP, MUX_MODE1) /* mii1_tx_clk.uart2_rxd */
/openbmc/u-boot/arch/arm/dts/
H A Dam335x-bonegreen.dts43 AM33XX_IOPAD(0x950, PIN_INPUT | MUX_MODE1) /* spi0_sclk.uart2_rxd */
H A Ddra74x-mmc-iodelay.dtsi212 DRA7XX_CORE_IOPAD(0x37f0, PIN_INPUT_PULLUP | MODE_SELECT | MUX_MODE3) /* uart2_rxd.mmc4_dat0 */
223 DRA7XX_CORE_IOPAD(0x37f0, PIN_INPUT_PULLUP | MODE_SELECT | MUX_MODE3) /* uart2_rxd.mmc4_dat0 */
289 DRA7XX_CORE_IOPAD(0x37f0, PIN_INPUT_PULLUP | MODE_SELECT | MUX_MODE3) /* uart2_rxd.mmc4_dat0 */
300 DRA7XX_CORE_IOPAD(0x37f0, PIN_INPUT_PULLUP | MODE_SELECT | MUX_MODE3) /* uart2_rxd.mmc4_dat0 */
/openbmc/u-boot/arch/arm/cpu/armv8/hisilicon/
H A Dpinmux.c45 writel(MUX_M0, &pmx0->iomg[56]); /* UART2_RXD */ in hi6220_uart_config()
50 writel(DRIVE1_02MA, &pmx1->iocfg[57]); /* UART2_RXD */ in hi6220_uart_config()
/openbmc/linux/drivers/pinctrl/vt8500/
H A Dpinctrl-wm8650.c208 PINCTRL_PIN(WMT_PIN_UART2RXD, "uart2_rxd"),
303 "uart2_rxd",
H A Dpinctrl-wm8750.c224 PINCTRL_PIN(WMT_PIN_UART2_RXD, "uart2_rxd"),
331 "uart2_rxd",
H A Dpinctrl-wm8850.c221 PINCTRL_PIN(WMT_PIN_UART2_RXD, "uart2_rxd"),
321 "uart2_rxd",
H A Dpinctrl-wm8505.c318 PINCTRL_PIN(WMT_PIN_UART2_RXD, "uart2_rxd"),
466 "uart2_rxd",
/openbmc/u-boot/board/eets/pdu001/
H A Dmux.c31 {OFFSET(spi0_sclk), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* UART2_RXD */
/openbmc/linux/arch/arm/boot/dts/rockchip/
H A Drk3288-veyron-speedy.dts264 "UART2_RXD",
H A Drk3288-veyron-jaq.dts272 "UART2_RXD",
H A Drk3288-veyron-minnie.dts329 "UART2_RXD",
/openbmc/u-boot/board/ti/am57xx/
H A Dmux_data.h210 {UART2_RXD, (M14 | PIN_INPUT_PULLDOWN)}, /* uart2_rxd.gpio7_26 */
493 {UART2_RXD, (M4 | PIN_INPUT)}, /* uart2_rxd.uart2_rxd */
713 {UART2_RXD, (M4 | PIN_INPUT)}, /* uart2_rxd.uart2_rxd */
991 {UART2_RXD, (M0 | PIN_INPUT)}, /* uart2_rxd.uart2_rxd */
/openbmc/u-boot/board/tcl/sl50/
H A Dmux.c29 {OFFSET(spi0_sclk), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* UART2_RXD */
/openbmc/linux/arch/arm/boot/dts/ti/keystone/
H A Dkeystone-k2g-evm.dts200 K2G_CORE_IOPAD(0x11ec) (BUFFER_CLASS_B | PULL_DISABLE | MUX_MODE0) /* uart2_rxd.uart2_rxd */
/openbmc/linux/drivers/pinctrl/intel/
H A Dpinctrl-sunrisepoint.c117 PINCTRL_PIN(68, "UART2_RXD"),
367 PINCTRL_PIN(68, "UART2_RXD"),
/openbmc/linux/arch/arm64/boot/dts/hisilicon/
H A Dhikey970-pinctrl.dtsi35 0x708 MUX_M2 /* UART2_RXD */
245 0x708 0x0 /* UART2_RXD */
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmediatek,mt7622-pinctrl.yaml290 UART1_RXD, UART1_CTS, UART1_RTS, UART2_TXD, UART2_RXD,
/openbmc/u-boot/board/birdland/bav335x/
H A Dmux.c38 {OFFSET(spi0_sclk), (MODE(1) | PULLUP_EN | RXACTIVE)}, /* UART2_RXD */
/openbmc/u-boot/arch/arm/include/asm/arch-omap5/
H A Dmux_dra7xx.h322 #define UART2_RXD 0x3F0 macro

123