| /openbmc/linux/Documentation/devicetree/bindings/hwinfo/ |
| H A D | ti,k3-socinfo.yaml | 7 title: Texas Instruments K3 Multicore SoC platforms chipid module
14 Texas Instruments (ARM64) K3 Multicore SoC platforms chipid module is
|
| /openbmc/linux/drivers/soc/ti/ |
| H A D | Kconfig | 15 Say y here to support the Keystone multicore Navigator Queue
82 Include support for the SoC bus socinfo for the TI K3 Multicore SoC
|
| /openbmc/linux/Documentation/devicetree/bindings/arm/ti/ |
| H A D | k3.yaml | 7 title: Texas Instruments K3 Multicore SoC architecture
13 Platforms based on Texas Instruments K3 Multicore SoC architecture
|
| /openbmc/u-boot/arch/arm/cpu/armv8/fsl-layerscape/doc/ |
| H A D | README.soc | 14 The LS1043A integrated multicore processor combines four ARM Cortex-A53
84 The LS2080A integrated multicore processor combines eight ARM Cortex-A57
170 The LS1046A integrated multicore processor combines four ARM Cortex-A72
211 The LS2088A integrated multicore processor combines eight ARM Cortex-A72
|
| /openbmc/openbmc/meta-arm/kas/ |
| H A D | corstone1000-fvp-multicore.yml | 7 fvp-multicore: |
|
| /openbmc/u-boot/drivers/dma/ |
| H A D | keystone_nav_cfg.c | 3 * Multicore Navigator driver for TI Keystone 2 devices.
|
| /openbmc/linux/arch/arm64/ |
| H A D | Kconfig.platforms | 125 bool "Texas Instruments Inc. K3 multicore SoC architecture"
135 This enables support for Texas Instruments' K3 multicore SoC
|
| /openbmc/openbmc/meta-arm/meta-arm-bsp/recipes-bsp/trusted-firmware-a/files/corstone1000/ |
| H A D | 0005-feat-corstone1000-Add-multicore-support-for-FVP-plat.patch | 4 Subject: [PATCH] feat(corstone1000): add multicore support for fvp
6 This changeset adds the multicore support for the Corstone-1000 FVP.
|
| /openbmc/qemu/docs/system/openrisc/ |
| H A D | or1k-sim.rst | 12 * SMP (OpenRISC multicore using ompic)
|
| H A D | virt.rst | 19 * SMP (OpenRISC multicore using ompic)
|
| /openbmc/linux/Documentation/devicetree/bindings/perf/ |
| H A D | arm,dsu-pmu.yaml | 16 L3 memory system, control logic and external interfaces to form a multicore
|
| /openbmc/linux/Documentation/devicetree/bindings/powerpc/fsl/ |
| H A D | ccf.txt | 6 that enables the implementation of coherent, multicore systems.
|
| /openbmc/linux/Documentation/admin-guide/perf/ |
| H A D | arm_dsu_pmu.rst | 6 control logic and external interfaces to form a multicore cluster. The PMU
|
| /openbmc/openbmc/poky/meta/recipes-devtools/go/ |
| H A D | go-common.inc | 5 that get the most out of multicore and networked machines, while its\
|
| /openbmc/linux/drivers/soc/fsl/qbman/ |
| H A D | Kconfig | 8 hardware components on specific QorIQ multicore processors.
|
| /openbmc/openbmc/meta-arm/meta-arm-bsp/recipes-bsp/trusted-firmware-a/ |
| H A D | trusted-firmware-a-corstone1000.inc | 11 file://0005-feat-corstone1000-Add-multicore-support-for-FVP-plat.patch \
|
| /openbmc/phosphor-dbus-interfaces/yaml/xyz/openbmc_project/Inventory/Item/ |
| H A D | Cpu.interface.yaml | 74 - name: MultiCore
|
| /openbmc/qemu/include/hw/arm/ |
| H A D | boot.h | 54 /* multicore boards that use the default secondary core boot functions
68 /* multicore boards that use the default secondary core boot functions
|
| /openbmc/u-boot/include/linux/ |
| H A D | psci.h | 64 /* PSCI v0.2 multicore support in Trusted OS returned by MIGRATE_INFO_TYPE */
|
| /openbmc/linux/Documentation/devicetree/bindings/arm/ |
| H A D | arm,realview.yaml | 15 the earlier CPUs such as TrustZone and multicore (MPCore).
|
| /openbmc/linux/include/uapi/linux/ |
| H A D | psci.h | 94 /* PSCI v0.2 multicore support in Trusted OS returned by MIGRATE_INFO_TYPE */
|
| /openbmc/qemu/linux-headers/linux/ |
| H A D | psci.h | 94 /* PSCI v0.2 multicore support in Trusted OS returned by MIGRATE_INFO_TYPE */
|
| /openbmc/linux/drivers/crypto/caam/ |
| H A D | Kconfig | 12 tristate "Freescale CAAM-Multicore platform driver backend"
|
| /openbmc/linux/include/linux/soc/ti/ |
| H A D | omap1-soc.h | 18 * Test if multicore OMAP support is needed
|
| /openbmc/u-boot/doc/ |
| H A D | README.Heterogeneous-SoCs | 1 DSP side awareness for Freescale heterogeneous multicore chips based on
|