Home
last modified time | relevance | path

Searched full:mx27 (Results 1 – 25 of 56) sorted by relevance

123

/openbmc/linux/arch/arm/mach-imx/
H A Dmach-imx27.c12 #include "mx27.h"
14 /* MX27 memory map definition */
24 imx_map_entry(MX27, AIPI, MT_DEVICE),
30 imx_map_entry(MX27, SAHB1, MT_DEVICE),
35 imx_map_entry(MX27, X_MEMC, MT_DEVICE),
58 DT_MACHINE_START(IMX27_DT, "Freescale i.MX27 (Device Tree Support)")
H A Dmx27.h6 * This contains i.MX27-specific hardware definitions. For those
7 * hardware pieces that are common between i.MX21 and i.MX27, have a
H A Dcpu-imx27.c8 * i.MX27 specific CPU detection code
57 * -EINVAL - not a mx27
H A Diim.h32 /* Definitions for i.MX27 TO2 */
41 /* Definitions for i.MX27 TO2 */
H A DKconfig81 bool "i.MX27 support"
86 This enables support for Freescale i.MX27 processor
H A Dmx2x.h7 * i.MX27.
13 /* The following addresses are common between i.MX21 and i.MX27 */
H A Dhardware.h50 * mx27:
100 #include "mx27.h"
H A Dpm-imx27.c2 * i.MX27 Power Management Routines
/openbmc/u-boot/arch/arm/cpu/arm926ejs/mx27/
H A Drelocate.S3 * relocate - i.MX27-specific vector relocation
13 * The i.MX27 SoC is very specific with respect to exceptions: it
32 * In order to initialize exceptions on i.MX27, we must copy U-Boot's
44 ldr r1, =0xFFFFFEF0 /* i.MX27 indirect table */
/openbmc/u-boot/doc/imx/common/
H A Dimx27.txt1 U-Boot for Freescale i.MX27
3 This file contains information for the port of U-Boot to the Freescale i.MX27
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dimx27-clock.yaml7 title: Freescale i.MX27 Clock Controller
15 for the full list of i.MX27 clock IDs.
/openbmc/linux/drivers/clk/imx/
H A Dclk-pllv1.c67 * i.MX21, i.MX27 and i,MX31 in clk_pllv1_recalc_rate()
86 * On i.MX27 the bit 9 is the sign bit. in clk_pllv1_recalc_rate()
/openbmc/u-boot/board/armadeus/apf27/
H A DKconfig13 default "mx27"
/openbmc/linux/drivers/gpu/drm/imx/lcdc/
H A DKconfig7 Found on i.MX1, i.MX21, i.MX25 and i.MX27.
/openbmc/u-boot/arch/arm/include/asm/arch-mx27/
H A Dregs-rtc.h3 * Freescale i.MX27 RTC Register Definitions
/openbmc/linux/Documentation/w1/masters/
H A Dmxc-w1.rst7 * Freescale MX27, MX31 and probably other i.MX SoCs
/openbmc/u-boot/arch/arm/mach-highbank/
H A Dtimer.c5 * Based on arm926ejs/mx27/timer.c
/openbmc/u-boot/drivers/w1/
H A DKconfig31 V1: i.MX21, i.MX27, i.MX31, i.MX51
/openbmc/u-boot/arch/arm/cpu/arm926ejs/
H A DMakefile18 obj-$(CONFIG_MX27) += mx27/
/openbmc/linux/Documentation/devicetree/bindings/nvmem/
H A Dimx-iim.yaml14 i.MX25, i.MX27, i.MX31, i.MX35, i.MX51 and i.MX53 SoCs.
/openbmc/u-boot/doc/
H A DREADME.fsl_iim6 - i.MX27,
/openbmc/u-boot/drivers/rtc/
H A Dmx27rtc.c3 * Freescale i.MX27 RTC Driver
/openbmc/linux/drivers/clocksource/
H A Dtimer-imx-gpt.c23 * - MX21, MX27.
39 /* MX1, MX21, MX27 */
47 /* MX21, MX27 */
/openbmc/linux/Documentation/devicetree/bindings/pwm/
H A Dimx-pwm.yaml18 Should be 2 for i.MX1 and 3 for i.MX27 and newer SoCs. See pwm.yaml
/openbmc/linux/include/dt-bindings/sound/
H A Dfsl-imx-audmux.h29 * TFCSEL/RFCSEL (i.MX27) or TFSEL/TCSEL/RFSEL/RCSEL (i.MX31/51/53/6Q)

123