Home
last modified time | relevance | path

Searched full:miso (Results 1 – 25 of 165) sorted by relevance

1234567

/openbmc/linux/Documentation/devicetree/bindings/spi/
H A Dspi-gpio.yaml27 miso-gpios:
28 description: GPIO spec for the MISO line to use
48 gpio-miso: false
66 miso-gpios = <&gpio 98 0>;
H A Dsamsung,spi-peripheral-props.yaml23 The sampling phase shift to be applied on the miso line (to account
24 for any lag in the miso line). Valid values:
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmarvell,kirkwood-pinctrl.txt27 mpp3 3 gpo, nand(io5), spi(miso)
37 mpp11 11 gpio, spi(miso), uart0(rxd), ptp(clk), ptp-1(evreq),
65 mpp3 3 gpo, nand(io5), spi(miso)
75 mpp11 11 gpio, spi(miso), uart0(rxd), ptp(clk), ptp-1(evreq),
109 mpp3 3 gpo, nand(io5), spi(miso)
119 mpp11 11 gpio, spi(miso), uart0(rxd), ptp(clk), ptp-1(evreq),
140 mpp26 26 gpio, ge1(rxd2), ts(mp6), tdm(spi-miso), audio(mclk)
158 mpp3 3 gpo, nand(io5), spi(miso)
168 mpp11 11 gpio, spi(miso), uart0(rxd), ptp(clk), ptp-1(evreq),
189 mpp26 26 gpio, ge1(rxd2), ts(mp6), tdm(spi-miso), audio(mclk)
[all …]
H A Dmarvell,armada-370-pinctrl.txt35 mpp15 15 gpio, ge0(rxctl), pcie(clkreq1), sd0(d3), spi1(miso),
47 mpp26 26 gpio, ge0(crs), ge1(rxd1), spi1(miso)
57 mpp36 36 gpo, dev(a1), spi0(miso)
73 mpp50 50 gpio, dev(ad11), uart0(cts), sd0(d1), spi1(miso),
95 mpp64 64 gpio, spi0(miso), spi0(cs1)
H A Dmarvell,armada-375-pinctrl.txt20 mpp4 4 gpio, dev(ad6), spi0(miso), spi1(miso)
49 mpp33 33 gpio, ge1(txd3), spi1(miso)
H A Dmarvell,dove-pinctrl.txt24 mpp4 4 gpio, pmu, uart3(rts), sdio1(cd), spi1(miso), pmu*
44 mpp20 20 gpio, sdio0(cd), sdio1(cd), spi1(miso), lcd-spi(miso),
H A Dmarvell,armada-38x-pinctrl.txt34 mpp16 16 gpio, ge0(rxctl), ge(mdio slave), dram(deccerr), spi0(miso), pcie0(clkreq), …
42 mpp24 24 gpio, spi0(miso), ua0(cts), ua1(rxd), sd0(d4), dev(ready)
76 mpp58 58 gpio, pcie1(clkreq) [1], i2c1(sck), pcie2(clkreq), spi1(miso), sd0(d1), ua1(…
H A Dmarvell,armada-39x-pinctrl.txt34 mpp16 16 gpio, dram(deccerr), spi0(miso), pcie0(clkreq), i2c1(sda)
43 mpp24 24 gpio, spi0(miso), ua0(cts), ua1(rxd), sd0(d4), dev(ready)
80 mpp58 58 gpio, i2c1(sck), pcie2(clkreq), spi1(miso), sd0(d1), ua1(rxd)
/openbmc/u-boot/board/renesas/stout/
H A Dcpld.c18 #define MISO (92 + 27) macro
48 data |= gpio_get_value(MISO); /* MSB first */ in cpld_read()
88 /* PULL-UP on MISO line */ in cpld_init()
96 gpio_request(MISO, "MISO"); in cpld_init()
101 gpio_direction_input(MISO); in cpld_init()
/openbmc/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8192-asurada.dtsi772 aud_dat_miso_ch34_off_pins: aud-dat-miso-ch34-off-pins {
773 pins-miso-off {
778 aud_dat_miso_ch34_on_pins: aud-dat-miso-ch34-on-pins {
779 pins-miso-on {
784 aud_dat_miso_off_pins: aud-dat-miso-off-pins {
785 pins-miso-off {
791 aud_dat_miso_on_pins: aud-dat-miso-on-pins {
792 pins-miso-on {
800 pins-miso-off {
806 pins-miso-on {
[all …]
/openbmc/u-boot/doc/device-tree-bindings/spi/
H A Dsoft-spi.txt15 gpio-miso: GPIO to use for SPI MISO line (input)
32 gpio-miso = <&gpio 224 0>; /* Y30 */
/openbmc/linux/drivers/spi/
H A Dspi-gpio.c35 struct gpio_desc *miso; member
48 * numbers used for MISO/MOSI/SCK, and issue procedure calls for
107 return !!gpiod_get_value_cansleep(spi_gpio->miso); in getmiso()
175 * speed in the generic case (when both MISO and MOSI lines are
275 * logic high when only clocking MISO data in can put some in spi_gpio_set_direction()
310 * On platforms which can do so, configure MISO with a weak pullup unless
321 spi_gpio->miso = devm_gpiod_get_optional(dev, "miso", GPIOD_IN); in spi_gpio_request()
322 if (IS_ERR(spi_gpio->miso)) in spi_gpio_request()
323 return PTR_ERR(spi_gpio->miso); in spi_gpio_request()
/openbmc/u-boot/board/renesas/ulcb/
H A Dcpld.c24 struct gpio_desc miso; member
52 data |= dm_gpio_get_value(&priv->miso); /* MSB first */ in cpld_read()
149 if (gpio_request_by_name(dev, "gpio-miso", 0, &priv->miso, in renesas_ulcb_sysreset_probe()
165 /* PULL-UP on MISO line */ in renesas_ulcb_sysreset_probe()
/openbmc/linux/Documentation/devicetree/bindings/arm/marvell/
H A Dcp110-system-controller.txt101 mpp10 10 gpio, dev(readyn), ge0(txctl), spi0(miso), spi1(miso), uart0(cts), sata1(present_act)
104 mpp13 13 gpio, dev(burstn), nf(rbn0), spi1(miso), ge0(rxctl), mss_spi(miso)
105 mpp14 14 gpio, dev(bootcsn), dev(csn0), spi1(csn0), spi0(csn3), au(i2sextclk), spi0(miso), sata0(pr…
118 mpp27 27 gpio, dev(csn0), spi1(miso), mss_gpio4, ge0(rxd3), spi0(csn4), ge(mdio), sata0(present_act…
123 mpp32 32 gpio, mii(col), mii(txerr), mss_spi(miso), tdm(drx), au(i2sextclk), au(i2sdi), ge(mdio), s…
133 mpp42 42 gpio, sdio(v18_en), sdio(wr_protect), synce2(clk), au(i2smclk), mss_uart(txd), spi0(miso),…
140 mpp49 49 gpio, ge1(txclkout), mii(crs), spi1(miso), uart1(rxd), ge(mdio), pcie0(clkreq), sdio(v18_e…
149 mpp58 58 gpio, mss_i2c(sck), ptp(clk), tdm(rstn), au(i2sdi), spi0(miso), uart1(cts), led(clk), sdio…
/openbmc/u-boot/drivers/spi/
H A Dsoft_spi.c26 struct gpio_desc miso; member
99 * "bitlen" bits in the SPI MISO port. That's just the way SPI works.
154 tmpdin |= dm_gpio_get_value(&plat->miso); in soft_spi_xfer()
232 ret = gpio_request_by_name(dev, "gpio-miso", 0, &plat->miso, in soft_spi_probe()
/openbmc/linux/arch/powerpc/include/asm/
H A Dqspinlock.h42 * Execute a miso instruction after passing the MCS lock ownership to the
43 * queue head. Miso is intended to make stores visible to other CPUs sooner.
55 * This executes miso after an unlock of the lock word, having ownership
158 asm volatile("miso" ::: "memory"); in queued_spin_unlock()
/openbmc/linux/sound/soc/mediatek/mt8186/
H A Dmt8186-afe-gpio.c173 dev_dbg(dev, "%s(), MISO CLK ON select fail!\n", __func__); in mt8186_afe_gpio_adda_ul()
179 dev_dbg(dev, "%s(), MISO DAT ON select fail!\n", __func__); in mt8186_afe_gpio_adda_ul()
185 dev_dbg(dev, "%s(), MISO DAT OFF select fail!\n", __func__); in mt8186_afe_gpio_adda_ul()
191 dev_dbg(dev, "%s(), MISO CLK OFF select fail!\n", __func__); in mt8186_afe_gpio_adda_ul()
/openbmc/linux/drivers/pinctrl/mvebu/
H A Dpinctrl-armada-cp110.c152 MPP_FUNCTION(4, "spi0", "miso"),
153 MPP_FUNCTION(5, "spi1", "miso"),
176 MPP_FUNCTION(3, "spi1", "miso"),
178 MPP_FUNCTION(8, "mss_spi", "miso")),
186 MPP_FUNCTION(6, "spi0", "miso"),
249 MPP_FUNCTION(2, "spi1", "miso"),
306 MPP_FUNCTION(3, "mss_spi", "miso"),
426 MPP_FUNCTION(6, "spi0", "miso"),
473 MPP_FUNCTION(5, "spi1", "miso"),
553 MPP_FUNCTION(6, "spi0", "miso"),
H A Dpinctrl-armada-375.c48 MPP_FUNCTION(0x6, "spi1", "miso")),
52 MPP_FUNCTION(0x2, "spi0", "miso"),
53 MPP_FUNCTION(0x3, "spi1", "miso"),
61 MPP_FUNCTION(0x6, "spi1", "miso")),
172 MPP_FUNCTION(0x5, "spi0", "miso"),
207 MPP_FUNCTION(0x3, "spi1", "miso"),
H A Dpinctrl-armada-370.c107 MPP_FUNCTION(0x4, "spi1", "miso"),
159 MPP_FUNCTION(0x4, "spi1", "miso")),
201 MPP_FUNCTION(0x2, "spi0", "miso")),
268 MPP_FUNCTION(0x4, "spi1", "miso"),
354 MPP_FUNCTION(0x1, "spi0", "miso"),
/openbmc/linux/Documentation/spi/
H A Dbutterfly.rst38 MISO J403.PB3/MISO pin 11/S7,nBUSY
69 MISO J403.PE6/DO pin 12/S5,nPAPEROUT
/openbmc/linux/Documentation/driver-api/
H A Dspi.rst8 line, and a "Master In, Slave Out" (MISO) data line. SPI is a full
10 another is shifted in on the MISO line. Those bits are assembled into
/openbmc/linux/Documentation/devicetree/bindings/iio/adc/
H A Drenesas,rcar-gyroadc.yaml82 of the TI/ADI chips to the GyroADC, while MISO line of each
90 of the MAX chips to the GyroADC, while MISO line of each Maxim
/openbmc/linux/drivers/pinctrl/sunxi/
H A Dpinctrl-suniv-f1c100s.c61 SUNXI_FUNCTION(0x6, "spi1")), /* MISO */
94 SUNXI_FUNCTION(0x6, "spi1")), /* MISO */
108 SUNXI_FUNCTION(0x2, "spi0"), /* MISO */
250 SUNXI_FUNCTION(0x3, "spi0"), /* MISO */
333 SUNXI_FUNCTION(0x4, "spi1"), /* MISO */
/openbmc/linux/tools/perf/pmu-events/arch/powerpc/power10/
H A Dtranslation.json10 … operations are excluded (pteupdate, snoop tlbie complete, store atomics, miso, load atomic payloa…

1234567