Home
last modified time | relevance | path

Searched full:litex (Results 1 – 25 of 28) sorted by relevance

12

/openbmc/linux/drivers/soc/litex/
H A DKconfig3 menu "Enable LiteX SoC Builder specific drivers"
5 config LITEX config
9 tristate "Enable LiteX SoC Controller driver"
12 select LITEX
15 LiteX CSR access and provides common litex_[read|write]*
17 All drivers that use functions from litex.h must depend on
18 LITEX.
H A Dlitex_soc_ctrl.c3 * LiteX SoC Controller Driver
9 #include <linux/litex.h>
28 * Check LiteX CSR read/write access
35 * Access to the LiteX CSR is, by design, done in CPU native endianness.
38 * the soft SoC design and should be solved at the LiteX generator level,
65 pr_info("LiteX SoC Controller driver initialized"); in litex_check_csr_access()
87 {.compatible = "litex,soc-controller"},
133 .name = "litex-soc-controller",
141 MODULE_DESCRIPTION("LiteX SoC Controller driver");
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dlitex,liteeth.yaml4 $id: http://devicetree.org/schemas/net/litex,liteeth.yaml#
7 title: LiteX LiteETH ethernet device
24 const: litex,liteeth
41 litex,rx-slots:
47 litex,tx-slots:
53 litex,slot-size:
77 compatible = "litex,liteeth";
82 litex,rx-slots = <2>;
83 litex,tx-slots = <2>;
84 litex,slot-size = <0x800>;
/openbmc/linux/drivers/net/ethernet/litex/
H A DKconfig2 # LiteX device configuration
6 bool "LiteX devices"
13 the questions about LiteX devices. If you say Y, you will be asked
19 tristate "LiteX Ethernet support"
22 If you wish to compile a kernel for hardware with a LiteX LiteEth
25 LiteX is a soft system-on-chip that targets FPGAs. LiteETH is a basic
26 network device that is commonly used in LiteX designs.
H A Dlitex_liteeth.c3 * LiteX Liteeth Ethernet
11 #include <linux/litex.h>
214 err = of_property_read_u32(np, "litex,rx-slots", &priv->num_rx_slots); in liteeth_setup_slots()
216 dev_dbg(priv->dev, "unable to get litex,rx-slots, using 2\n"); in liteeth_setup_slots()
220 err = of_property_read_u32(np, "litex,tx-slots", &priv->num_tx_slots); in liteeth_setup_slots()
222 dev_dbg(priv->dev, "unable to get litex,tx-slots, using 2\n"); in liteeth_setup_slots()
226 err = of_property_read_u32(np, "litex,slot-size", &priv->slot_size); in liteeth_setup_slots()
228 dev_dbg(priv->dev, "unable to get litex,slot-size, using 0x800\n"); in liteeth_setup_slots()
307 { .compatible = "litex,liteeth" },
H A DMakefile2 # Makefile for the LiteX network device drivers.
/openbmc/linux/Documentation/devicetree/bindings/soc/litex/
H A Dlitex,soc-controller.yaml5 $id: http://devicetree.org/schemas/soc/litex/litex,soc-controller.yaml#
8 title: LiteX SoC Controller driver
11 This is the SoC Controller driver for the LiteX SoC Builder.
12 Its purpose is to verify LiteX CSR (Control&Status Register) access
22 const: litex,soc-controller
36 compatible = "litex,soc-controller";
/openbmc/linux/Documentation/devicetree/bindings/serial/
H A Dlitex,liteuart.yaml5 $id: http://devicetree.org/schemas/serial/litex,liteuart.yaml#
15 LiteUART serial controller is a part of the LiteX FPGA SoC builder. It supports
20 const: litex,liteuart
37 compatible = "litex,liteuart";
/openbmc/linux/arch/openrisc/boot/dts/
H A Dor1klitex.dts3 * LiteX-based System on Chip
46 compatible = "litex,liteuart";
51 compatible = "litex,soc-controller";
57 compatible = "litex,liteeth";
/openbmc/linux/Documentation/devicetree/bindings/mmc/
H A Dlitex,mmc.yaml4 $id: http://devicetree.org/schemas/mmc/litex,mmc.yaml#
7 title: LiteX LiteSDCard device
24 const: litex,mmc
68 compatible = "litex,mmc";
/openbmc/linux/include/linux/
H A Dlitex.h3 * Common LiteX header providing
25 * LiteX SoC Generator, depending on the configuration, can split a single
33 * For Linux support, upstream LiteX enforces a 32-bit wide CSR bus, which
38 * For details see: https://github.com/enjoy-digital/litex/wiki/CSR-Bus
/openbmc/linux/drivers/tty/serial/
H A Dliteuart.c3 * LiteUART serial controller (LiteX) Driver
11 #include <linux/litex.h>
25 * The definitions below are true for LiteX SoC configured for 8-bit CSR Bus,
29 * generic way of indexing the LiteX CSRs.
31 * For more details on how CSRs are defined and handled in LiteX, see comments
32 * in the LiteX SoC Driver: drivers/soc/litex/litex_soc_ctrl.c
351 { .compatible = "litex,liteuart" },
450 OF_EARLYCON_DECLARE(liteuart, "litex,liteuart", early_liteuart_setup);
H A DKconfig1504 depends on LITEX || COMPILE_TEST
1507 This driver is for the FPGA-based LiteUART serial controller from LiteX
1528 controller from LiteX SoC builder as the system console
/openbmc/linux/arch/powerpc/boot/dts/
H A Dmicrowatt.dts142 compatible = "litex,liteeth";
147 litex,rx-slots = <2>;
148 litex,tx-slots = <2>;
149 litex,slot-size = <0x800>;
154 compatible = "litex,mmc";
/openbmc/linux/drivers/mmc/host/
H A Dlitex_mmc.c3 * LiteX LiteSDCard driver
18 #include <linux/litex.h>
491 "litex-mmc", host->mmc); in litex_mmc_irq_init()
628 dev_info(dev, "LiteX MMC controller initialized.\n"); in litex_mmc_probe()
640 { .compatible = "litex,mmc" },
649 .name = "litex-mmc",
656 MODULE_DESCRIPTION("LiteX SDCard driver");
H A DKconfig1071 tristate "LiteX MMC Host Controller support"
1072 depends on ((PPC_MICROWATT || LITEX) && OF && HAVE_CLK) || COMPILE_TEST
1076 This selects support for the MMC Host Controller found in LiteX SoCs.
/openbmc/linux/drivers/soc/
H A DKconfig16 source "drivers/soc/litex/Kconfig"
H A DMakefile20 obj-$(CONFIG_LITEX_SOC_CONTROLLER) += litex/
/openbmc/linux/drivers/net/ethernet/
H A DMakefile58 obj-$(CONFIG_NET_VENDOR_LITEX) += litex/
H A DKconfig124 source "drivers/net/ethernet/litex/Kconfig"
/openbmc/linux/Documentation/devicetree/bindings/
H A Dvendor-prefixes.yaml778 "^litex,.*":
779 description: LiteX SoC builder
/openbmc/linux/
H A DMAINTAINERS12237 LITEX PLATFORM
12243 F: Documentation/devicetree/bindings/*/litex,*.yaml
12246 F: drivers/net/ethernet/litex/*
12247 F: drivers/soc/litex/*
12249 F: include/linux/litex.h
12250 N: litex
H A Dopengrok0.0.log[all...]
/openbmc/linux/Documentation/admin-guide/
H A Dkernel-parameters.txt1242 Start an early console on a litex serial port at the
/openbmc/
Dopengrok1.0.log[all...]

12