Home
last modified time | relevance | path

Searched full:initialization (Results 1 – 25 of 1015) sorted by relevance

12345678910>>...41

/openbmc/phosphor-dbus-interfaces/yaml/xyz/openbmc_project/State/Boot/
H A DProgress.interface.yaml31 Primary Processor Initialization
34 Processor and Memory Bus Initialization
37 Memory Initialization
40 Secondary Processor Initialization
43 PCI resource initialization
58 Motherboard/Basebord Initialization.
/openbmc/u-boot/arch/x86/include/asm/arch-quark/
H A Dmrc.h97 #define MRC_SUCCESS 0 /* initialization ok */
106 * - output parameters like initialization result and memory size
149 /* initialization result (non zero specifies error code) */
158 * MRC memory initialization structure
160 * post_code: a 16-bit post code of a specific initialization routine
162 * init_fn: real memory initialization routine
180 * mrc_init - Memory Reference Code initialization entry routine
/openbmc/u-boot/arch/x86/include/asm/
H A Di8259.h15 #define ICW1 0x0 /* Initialization Control Word 1 */
18 #define ICW2 0x1 /* Initialization Control Word 2 */
19 #define ICW3 0x1 /* Initialization Control Word 3 */
20 #define ICW4 0x1 /* Initialization Control Word 4 */
/openbmc/u-boot/arch/arm/mach-uniphier/dram/
H A Dddrphy-regs.h16 #define PHY_PIR_INIT BIT(0) /* Initialization Trigger */
18 #define PHY_PIR_PLLINIT BIT(4) /* PLL Initialization */
22 #define PHY_PIR_DRAMINIT BIT(8) /* DRAM Initialization */
33 #define PHY_PIR_INITBYP BIT(31) /* Initialization Bypass */
38 #define PHY_PGSR0_IDONE BIT(0) /* Initialization Done */
42 #define PHY_PGSR0_DIDONE BIT(4) /* DRAM Initialization Done */
50 #define PHY_PGSR0_DIERR BIT(20) /* DRAM Initialization Error */
H A Dddrmphy-regs.h17 #define MPHY_PIR_INIT BIT(0) /* Initialization Trigger */
19 #define MPHY_PIR_PLLINIT BIT(4) /* PLL Initialization */
23 #define MPHY_PIR_DRAMINIT BIT(8) /* DRAM Initialization */
32 #define MPHY_PIR_INITBYP BIT(31) /* Initialization Bypass */
42 #define MPHY_PGSR0_IDONE BIT(0) /* Initialization Done */
46 #define MPHY_PGSR0_DIDONE BIT(4) /* DRAM Initialization Done */
/openbmc/qemu/include/crypto/
H A Divgen.h28 * This module provides a framework for generating initialization
31 * initialization vector for use for encryption of data in that
35 * <title>Encrypting block data with initialization vectors</title>
105 * @alg: the initialization vector generation algorithm
111 * Create a new initialization vector generator that uses
150 * Calculate a new initialization vector for the data
H A Dcipher.h128 * Get the required initialization vector size
221 * @iv: the initialization vector or counter (CTR mode) bytes
226 * initialization vectors or counter, this sets the @niv
229 * object. It is an error to set an initialization vector
/openbmc/openpower-proc-control/extensions/phal/
H A Dcommon_utils.cpp34 throw std::runtime_error("pdbg target initialization failed"); in phal_init()
40 throw std::runtime_error("libekb initialization failed"); in phal_init()
46 throw std::runtime_error("libipl initialization failed"); in phal_init()
/openbmc/u-boot/board/armltd/integrator/
H A DREADME34 In case c) it may be necessary for U-Boot to perform CM dependent initialization.
47 Code specific to initialization of a particular ARM processor has been placed in
58 Code specific to the initialization of the CM, rather than the cpu, and initialization
/openbmc/openbmc/poky/meta/lib/oeqa/runtime/cases/
H A Dparselogs-ignores-common.txt34 NETLINK INITIALIZATION FAILED
52 [rdrand]: Initialization Failed
53 [rndr ]: Initialization Failed
/openbmc/u-boot/arch/arm/mach-exynos/
H A Dcommon_setup.h31 * Memory initialization
33 * @param reset Reset PHY during initialization.
37 /* System Clock initialization */
/openbmc/docs/designs/
H A Dbios-bmc-smm-error-logging.md40 2. After initialization, the BIOS shall not have to wait for an ack back from
73 …<br>**BIT2 - BMC_READY**: BMC sets this bit once it has received any initialization information it…
76 …BIOS sees overflow and not already overflowed<br>**BIT2 - Incomplete Initialization**: Set when BI…
82 ### Initialization subsection
90 If there are any further initialization between the BIOS and the BMC required,
92 initialization completes. If the BIOS does not see the flag being set, the BIOS
93 shall set the `Incomplete Initialization` flag to notify the BMC to reinitialize
154 - Initialization
/openbmc/u-boot/arch/arm/mach-zynq/
H A DKconfig31 bool "Zynq DDRC initialization"
34 This option used to perform DDR specific initialization
/openbmc/qemu/include/hw/virtio/
H A Dvhost-user-blk.h44 * There are at least two steps of initialization of the
47 * those initialization phases by using two fields.
/openbmc/u-boot/board/egnite/ethernut5/
H A Dethernut5.c77 * This is called last during early initialization. Most of the basic
127 * This is called first during late initialization.
147 * This is optionally called last during late initialization.
160 /* Basic EMAC initialization. */ in board_eth_init()
/openbmc/u-boot/arch/mips/mach-mt7620/
H A Dlowlevel_init.S118 * SDR and DDR initialization: delay 200us
246 * DDR initialization: reset pin to 0
254 * DDR initialization: wait til reg DDR_CFG1 bit 21 equal to 1 (ready)
265 * DDR initialization
295 * DDR initialization: config size and width on reg DDR_CFG1
/openbmc/u-boot/arch/x86/include/asm/fsp/
H A Dfsp_support.h34 * FSP initialization complete
36 * This is the function that indicates FSP initialization is complete and jumps
61 * FSP initialization wrapper function.
73 * @phase: FSP initialization phase defined in enum fsp_phase
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Dst,stm32mp1.txt1 STMicroelectronics STM32MP1 clock tree initialization
4 The STM32MP clock tree initialization is based on device tree information
12 describes the fields added for clock tree initialization which are not present
165 At boot the clock tree initialization will
/openbmc/openbmc/meta-security/recipes-ids/tripwire/files/
H A Dtripwire.txt27Initialization mode, Tripwire software builds a database of filesystem objects based on the rules …
40 … It also enables selective updating, which cannot be done through re-initialization. The syntax fo…
44 …policy file. You can then update the database without a complete re-initialization. This saves a …
/openbmc/u-boot/arch/arm/mach-davinci/
H A DKconfig45 bool "Enable Lowlevel DA850 initialization"
67 comment "DA850 PLL Initialization Parameters"
/openbmc/u-boot/doc/device-tree-bindings/memory-controllers/
H A Dk3-am654-ddrss.txt8 adds support for the initialization of the external SDRAM devices by
10 initialization routines.
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-multimedia/xsp/xsp/
H A D0001-fix-incompatible-pointer-types-build-error-in-gcc-15.patch6 ../Xsp/Xsp.c:37:9: error: initialization of 'int (*)(Display *, XExtCodes *)' from incompatible poi…
9 ../Xsp/Xsp.c:37:9: note: (near initialization for 'xsp_extension_hooks.close_display')
/openbmc/ipmitool/include/ipmitool/
H A Dipmi_sel.h400 { 0x0f, 0x01, 0x01, IPMI_EVENT_CLASS_DISCRETE, "System Firmware Hang", "Memory initialization" },
401 …{ 0x0f, 0x01, 0x02, IPMI_EVENT_CLASS_DISCRETE, "System Firmware Hang", "Hard-disk initialization" …
402 …f, 0x01, 0x03, IPMI_EVENT_CLASS_DISCRETE, "System Firmware Hang", "Secondary CPU Initialization" },
407 …{ 0x0f, 0x01, 0x08, IPMI_EVENT_CLASS_DISCRETE, "System Firmware Hang", "Option ROM initialization"…
408 { 0x0f, 0x01, 0x09, IPMI_EVENT_CLASS_DISCRETE, "System Firmware Hang", "Video initialization" },
409 { 0x0f, 0x01, 0x0a, IPMI_EVENT_CLASS_DISCRETE, "System Firmware Hang", "Cache initialization" },
410 { 0x0f, 0x01, 0x0b, IPMI_EVENT_CLASS_DISCRETE, "System Firmware Hang", "SMBus initialization" },
411 …1, 0x0c, IPMI_EVENT_CLASS_DISCRETE, "System Firmware Hang", "Keyboard controller initialization" },
412 … 0x0d, IPMI_EVENT_CLASS_DISCRETE, "System Firmware Hang", "Management controller initialization" },
419 …{ 0x0f, 0x01, 0x14, IPMI_EVENT_CLASS_DISCRETE, "System Firmware Hang", "Motherboard initialization
[all …]
/openbmc/qemu/include/system/
H A Dconfidential-guest-support.h73 * ready: flag set by CGS initialization code once it's ready to
83 * initialization in different places, often in arch or machine
85 * for invalid configurations until that initialization code.
/openbmc/u-boot/doc/
H A DREADME.bitbangMII35 int (*init)() - Initialization function called at startup time (just
36 before the Ethernet initialization)

12345678910>>...41