Home
last modified time | relevance | path

Searched full:gcc_gpu_gpll0_div_clk_src (Results 1 – 25 of 56) sorted by relevance

123

/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,gpucc.yaml51 - const: gcc_gpu_gpll0_div_clk_src
88 <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
91 "gcc_gpu_gpll0_div_clk_src";
H A Dqcom,sm6115-gpucc.yaml52 <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
H A Dqcom,sm8450-gpucc.yaml69 <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>;
H A Dqcom,sm6375-gpucc.yaml66 <&gcc GCC_GPU_GPLL0_DIV_CLK_SRC>,
/openbmc/linux/drivers/clk/qcom/
H A Dgpucc-sdm845.c64 { .fw_name = "gcc_gpu_gpll0_div_clk_src", .name = "gcc_gpu_gpll0_div_clk_src" },
H A Dgpucc-sc7280.c92 { .fw_name = "gcc_gpu_gpll0_div_clk_src" },
106 { .fw_name = "gcc_gpu_gpll0_div_clk_src", },
H A Dgpucc-sm8350.c116 { .fw_name = "gcc_gpu_gpll0_div_clk_src" },
130 { .fw_name = "gcc_gpu_gpll0_div_clk_src" },
H A Dgpucc-sc7180.c64 { .fw_name = "gcc_gpu_gpll0_div_clk_src" },
H A Dgpucc-sm8250.c78 { .fw_name = "gcc_gpu_gpll0_div_clk_src" },
H A Dgpucc-sm8150.c75 { .fw_name = "gcc_gpu_gpll0_div_clk_src" },
/openbmc/linux/include/dt-bindings/clock/
H A Dqcom,gcc-sc7180.h47 #define GCC_GPU_GPLL0_DIV_CLK_SRC 37 macro
H A Dqcom,gcc-qcm2290.h95 #define GCC_GPU_GPLL0_DIV_CLK_SRC 85 macro
H A Dqcom,sm7150-gcc.h45 #define GCC_GPU_GPLL0_DIV_CLK_SRC 33 macro
H A Dqcom,gcc-sm6115.h82 #define GCC_GPU_GPLL0_DIV_CLK_SRC 74 macro
H A Dqcom,gcc-sc7280.h45 #define GCC_GPU_GPLL0_DIV_CLK_SRC 35 macro
H A Dqcom,sm6375-gcc.h109 #define GCC_GPU_GPLL0_DIV_CLK_SRC 98 macro
H A Dqcom,gcc-sm6125.h124 #define GCC_GPU_GPLL0_DIV_CLK_SRC 115 macro
H A Dqcom,sm8550-gcc.h42 #define GCC_GPU_GPLL0_DIV_CLK_SRC 31 macro
H A Dqcom,gcc-sm8450.h56 #define GCC_GPU_GPLL0_DIV_CLK_SRC 44 macro
H A Dqcom,gcc-sm8150.h48 #define GCC_GPU_GPLL0_DIV_CLK_SRC 38 macro
H A Dqcom,gcc-sdm845.h42 #define GCC_GPU_GPLL0_DIV_CLK_SRC 32 macro
H A Dqcom,gcc-sm8350.h52 #define GCC_GPU_GPLL0_DIV_CLK_SRC 40 macro
H A Dqcom,gcc-sm8250.h45 #define GCC_GPU_GPLL0_DIV_CLK_SRC 35 macro
H A Dqcom,gcc-sc8180x.h47 #define GCC_GPU_GPLL0_DIV_CLK_SRC 37 macro
H A Dqcom,sa8775p-gcc.h72 #define GCC_GPU_GPLL0_DIV_CLK_SRC 61 macro

123