Searched full:exclk (Results 1 – 12 of 12) sorted by relevance
/openbmc/linux/arch/mips/boot/dts/ingenic/ |
H A D | x1000.dtsi | 43 exclk: ext { label 63 clocks = <&exclk>, <&rtclk>; 230 clocks = <&exclk>, <&cgu X1000_CLK_UART0>; 243 clocks = <&exclk>, <&cgu X1000_CLK_UART1>; 256 clocks = <&exclk>, <&cgu X1000_CLK_UART2>;
|
H A D | x1830.dtsi | 43 exclk: ext { label 63 clocks = <&exclk>, <&rtclk>; 225 clocks = <&exclk>, <&cgu X1830_CLK_UART0>; 238 clocks = <&exclk>, <&cgu X1830_CLK_UART1>;
|
H A D | cu1830-neo.dts | 42 &exclk {
|
H A D | cu1000-neo.dts | 42 &exclk {
|
/openbmc/linux/Documentation/devicetree/bindings/clock/ |
H A D | renesas,rzg2l-cpg.yaml | 40 Clock source to CPG can be either from external clock input (EXCLK) or
|
/openbmc/u-boot/arch/mips/mach-jz47xx/jz4780/ |
H A D | pll.c | 318 #define CPM_OPCR_ERCS BIT(2) /* 0: select EXCLK/512 clock, 1: RTCLK clock */ 319 #define CPM_OPCR_USBM BIT(0) /* 0: select EXCLK/512 clock, 1: RTCLK clock */
|
/openbmc/linux/arch/arm64/boot/dts/renesas/ |
H A D | r9a09g011.dtsi | 16 /* clock can be either from exclk or crystal oscillator (XIN/XOUT) */
|
H A D | r9a07g043.dtsi | 36 /* clock can be either from exclk or crystal oscillator (XIN/XOUT) */
|
H A D | r9a07g054.dtsi | 37 /* clock can be either from exclk or crystal oscillator (XIN/XOUT) */
|
H A D | r9a07g044.dtsi | 37 /* clock can be either from exclk or crystal oscillator (XIN/XOUT) */
|
/openbmc/linux/drivers/clk/ingenic/ |
H A D | x1000-cgu.c | 381 * Therefore, the divider is disabled when EXCLK is selected.
|
/openbmc/qemu/hw/misc/ |
H A D | omap_clk.c | 477 .name = "cam.exclk",
|