Home
last modified time | relevance | path

Searched full:epll (Results 1 – 25 of 36) sorted by relevance

12

/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos-audss.c25 * access to audss registers. Typically a child of EPLL.
29 static struct clk *epll; variable
142 epll = ERR_PTR(-ENODEV); in exynos_audss_clk_probe()
162 epll = pll_in; in exynos_audss_clk_probe()
164 ret = clk_prepare_enable(epll); in exynos_audss_clk_probe()
167 "failed to prepare the epll clock\n"); in exynos_audss_clk_probe()
264 if (!IS_ERR(epll)) in exynos_audss_clk_probe()
265 clk_disable_unprepare(epll); in exynos_audss_clk_probe()
277 if (!IS_ERR(epll)) in exynos_audss_clk_remove()
278 clk_disable_unprepare(epll); in exynos_audss_clk_remove()
H A Dclk-exynos5410.c64 apll, cpll, epll, mpll, enumerator
247 [epll] = PLL(pll_2650x, CLK_FOUT_EPLL, "fout_epll", "fin_pll", EPLL_LOCK,
275 exynos5410_plls[epll].rate_table = exynos5410_pll2550x_24mhz_tbl; in exynos5410_clk_init()
H A Dclk-s5pv210.c70 epll, enumerator
720 [epll] = PLL(pll_4600, FOUT_EPLL, "fout_epll", "fin_pll",
732 [epll] = PLL(pll_4500, FOUT_EPLL, "fout_epll", "fin_pll",
/openbmc/u-boot/doc/device-tree-bindings/exynos/
H A Dsound.txt8 - samsung,i2s-epll-clock-frequency : epll clock output frequency in Hz
20 samsung,i2s-epll-clock-frequency = <192000000>;
/openbmc/u-boot/arch/arm/mach-exynos/
H A Dclock.c101 /* Epll Clock division values to achive different frequency output */
140 if (pllreg == EPLL || pllreg == RPLL) { in exynos_get_pll_clk()
198 case EPLL: in exynos4_get_pll_clk()
228 case EPLL: in exynos4x12_get_pll_clk()
259 case EPLL: in exynos5_get_pll_clk()
317 case EPLL: in exynos542x_get_pll_clk()
440 sclk = exynos5_get_pll_clk(EPLL); in exynos5_get_periph_rate()
534 sclk = exynos542x_get_pll_clk(EPLL); in exynos542x_get_periph_rate()
654 sclk = get_pll_clk(EPLL); in exynos4_get_pwm_clk()
715 sclk = get_pll_clk(EPLL); in exynos4_get_uart_clk()
[all …]
H A Dclock_init_exynos5.c151 /* EPLL @600MHz */
653 /* Set EPLL */ in exynos5250_system_clock_init()
860 /* Set EPLL */ in exynos5420_system_clock_init()
/openbmc/u-boot/drivers/sound/
H A Dsamsung-i2s.c306 /* Set EPLL Clock */ in i2s_tx_init()
312 /* Set EPLL Clock */ in i2s_tx_init()
320 debug("%s: epll clock set rate failed\n", __func__); in i2s_tx_init()
405 if (dev_read_u32u(dev, "samsung,i2s-epll-clock-frequency", in samsung_i2s_ofdata_to_platdata()
/openbmc/u-boot/arch/arm/dts/
H A Dexynos5250.dtsi87 samsung,i2s-epll-clock-frequency = <192000000>;
101 samsung,i2s-epll-clock-frequency = <192000000>;
H A Dexynos54xx.dtsi112 samsung,i2s-epll-clock-frequency = <192000000>;
/openbmc/linux/include/dt-bindings/clock/
H A Dnuvoton,ma35d1-clk.h23 #define EPLL 12 macro
25 /* EPLL divider */
/openbmc/u-boot/arch/arm/mach-s5pc1xx/include/mach/
H A Dclk.h13 #define EPLL 2 macro
/openbmc/linux/sound/soc/samsung/
H A Darndale.c73 * We add 1 to the frequency value to ensure proper EPLL setting in arndale_wm1811_hw_params()
75 * samsung/clk-exynos5250.c for list of available EPLL rates). in arndale_wm1811_hw_params()
/openbmc/linux/arch/arm64/boot/dts/nuvoton/
H A Dma35d1-iot-512m.dts44 <&clk EPLL>,
H A Dma35d1-som-256m.dts44 <&clk EPLL>,
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dnuvoton,ma35d1-clk.yaml37 EPLL, and VPLL in sequential.
/openbmc/u-boot/arch/arm/mach-exynos/include/mach/
H A Dclk.h12 #define EPLL 2 macro
/openbmc/u-boot/arch/arm/mach-s5pc1xx/
H A Dclock.c39 case EPLL: in s5pc100_get_pll_clk()
90 case EPLL: in s5pc110_get_pll_clk()
/openbmc/linux/drivers/clk/nuvoton/
H A Dclk-ma35d1.c104 { .fw_name = "epll", },
508 hws[EPLL] = ma35d1_reg_clk_pll(dev, EPLL, pllmode[3], "epll", in ma35d1_clocks_probe()
513 hws[EPLL_DIV2] = ma35d1_clk_fixed_factor(dev, "epll_div2", "epll", 1, 2); in ma35d1_clocks_probe()
514 hws[EPLL_DIV4] = ma35d1_clk_fixed_factor(dev, "epll_div4", "epll", 1, 4); in ma35d1_clocks_probe()
515 hws[EPLL_DIV8] = ma35d1_clk_fixed_factor(dev, "epll_div8", "epll", 1, 8); in ma35d1_clocks_probe()
H A Dclk-ma35d1-pll.c237 case EPLL: in ma35d1_clk_pll_recalc_rate()
269 case EPLL: in ma35d1_clk_pll_round_rate()
/openbmc/u-boot/include/
H A Dexynos_lcd.h71 /* parent clock name(MPLL, EPLL or VPLL) */
/openbmc/linux/drivers/clk/
H A Dclk-ast2600.c116 /* From dpll/epll/40mhz usb p1 phy/gpioc6/dp phy pll */
211 /* For hpll/dpll/epll/mpll */
475 "epll",
663 hw = clk_hw_register_divider_table(dev, "bclk", "epll", 0, in aspeed_g6_clk_probe()
770 aspeed_g6_clk_data->hws[ASPEED_CLK_EPLL] = ast2600_calc_pll("epll", val); in aspeed_g6_cc()
/openbmc/u-boot/arch/mips/mach-jz47xx/jz4780/
H A Dpll.c357 EPLL, enumerator
460 { CPM_I2SCDR, EPLL, 30 }, in pll_init()
475 pll_init_one(EPLL, JZ4780_EPLL_M, JZ4780_EPLL_N, JZ4780_EPLL_OD); in pll_init()
/openbmc/u-boot/doc/device-tree-bindings/video/
H A Dexynos-fb.txt55 samsung,pclk-name: parent clock identifier: 1(MPLL), 2(EPLL), 3(VPLL)
/openbmc/u-boot/drivers/mmc/
H A Ds5p_sdhci.c66 * 10 = EPLL in s5p_sdhci_set_control_reg()
/openbmc/u-boot/drivers/clk/aspeed/
H A Dclk_ast2600.c1060 * EPLL -->|/ |
1068 * 1. RGMII 1/2 always use EPLL as the internal clock source
1072 * EPLL---->| divider |--->|/ +
1181 * EPLL -->|/
1611 { ASPEED_CLK_APLL, "apll" }, { ASPEED_CLK_EPLL, "epll" },

12