Home
last modified time | relevance | path

Searched full:banks (Results 1 – 25 of 801) sorted by relevance

12345678910>>...33

/openbmc/linux/arch/x86/kernel/cpu/mce/
H A Dintel.c27 * Also supports reliable discovery of shared banks.
36 * some MCA banks are shared across cpus. When a cpu is offlined, cmci_clear()
37 * disables CMCI on all banks owned by the cpu and clears this bitfield. At
39 * taking ownership of some of the shared MCA banks that were previously
83 static int cmci_supported(int *banks) in cmci_supported() argument
102 *banks = min_t(unsigned, MAX_NR_BANKS, cap & 0xff); in cmci_supported()
270 * Enable CMCI (Corrected Machine Check Interrupt) for available MCE banks
272 * banks.
274 static void cmci_discover(int banks) in cmci_discover() argument
282 for (i = 0; i < banks; i++) { in cmci_discover()
[all …]
/openbmc/linux/drivers/pinctrl/samsung/
H A Dpinctrl-exynos-arm64.c64 /* pin banks of exynos5433 pin-controller - ALIVE */
66 /* Must start with EINTG banks, ordered by EINT group number. */
78 /* pin banks of exynos5433 pin-controller - AUD */
80 /* Must start with EINTG banks, ordered by EINT group number. */
85 /* pin banks of exynos5433 pin-controller - CPIF */
87 /* Must start with EINTG banks, ordered by EINT group number. */
91 /* pin banks of exynos5433 pin-controller - eSE */
93 /* Must start with EINTG banks, ordered by EINT group number. */
97 /* pin banks of exynos5433 pin-controller - FINGER */
99 /* Must start with EINTG banks, ordered by EINT group number. */
[all …]
H A Dpinctrl-exynos-arm.c90 /* pin banks of s5pv210 pin-controller */
92 /* Must start with EINTG banks, ordered by EINT group number. */
150 /* pin banks of exynos3250 pin-controller 0 */
152 /* Must start with EINTG banks, ordered by EINT group number. */
162 /* pin banks of exynos3250 pin-controller 1 */
164 /* Must start with EINTG banks, ordered by EINT group number. */
184 * PMU pad retention groups for Exynos3250 doesn't match pin banks, so handle
237 /* pin banks of exynos4210 pin-controller 0 */
239 /* Must start with EINTG banks, ordered by EINT group number. */
258 /* pin banks of exynos4210 pin-controller 1 */
[all …]
/openbmc/linux/arch/arm/mach-omap2/
H A Dpowerdomains7xx_data.c37 .banks = 4,
78 .banks = 2,
92 .banks = 1,
105 .banks = 2,
119 .banks = 1,
132 .banks = 1,
144 .banks = 5,
170 .banks = 1,
186 .banks = 1,
201 .banks = 1,
[all …]
H A Dpowerdomains44xx_data.c38 .banks = 5,
63 .banks = 1,
81 .banks = 2,
101 .banks = 1,
119 .banks = 3,
140 .banks = 1,
157 .banks = 1,
174 .banks = 1,
190 .banks = 1,
207 .banks = 3,
[all …]
H A Dpowerdomains54xx_data.c36 .banks = 5,
62 .banks = 2,
91 .banks = 1,
109 .banks = 1,
126 .banks = 1,
142 .banks = 1,
159 .banks = 2,
188 .banks = 3,
209 .banks = 1,
227 .banks = 2,
[all …]
H A Dpowerdomains3xxx_data.c37 .banks = 4,
59 .banks = 1,
75 .banks = 1,
100 .banks = 2,
122 .banks = 2,
139 .banks = 2,
156 .banks = 1,
171 .banks = 1,
192 .banks = 1,
207 .banks = 1,
[all …]
H A Dpowerdomains2xxx_data.c31 .banks = 1,
46 .banks = 1,
61 .banks = 3,
87 .banks = 1,
H A Dpowerdomains43xx_data.c23 .banks = 1,
37 .banks = 3,
65 .banks = 1,
95 .banks = 4,
/openbmc/u-boot/arch/arm/mach-zynqmp/
H A Dcpu.c73 int banks = ZYNQMP_MEM_MAP_USED; in mem_map_fill() local
76 zynqmp_mem_map[banks].virt = 0xffe00000UL; in mem_map_fill()
77 zynqmp_mem_map[banks].phys = 0xffe00000UL; in mem_map_fill()
78 zynqmp_mem_map[banks].size = 0x00200000UL; in mem_map_fill()
79 zynqmp_mem_map[banks].attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | in mem_map_fill()
81 banks = banks + 1; in mem_map_fill()
90 zynqmp_mem_map[banks].virt = gd->bd->bi_dram[i].start; in mem_map_fill()
91 zynqmp_mem_map[banks].phys = gd->bd->bi_dram[i].start; in mem_map_fill()
92 zynqmp_mem_map[banks].size = gd->bd->bi_dram[i].size; in mem_map_fill()
93 zynqmp_mem_map[banks].attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | in mem_map_fill()
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/broadwellx/
H A Duncore-memory.json520 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
524 "PublicDescription": "RD_CAS Access to Rank 0 : All Banks",
672 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 0 (Banks 0-3)",
676 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 0 (Banks 0-3)",
681 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 1 (Banks 4-7)",
685 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 1 (Banks 4-7)",
690 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 2 (Banks 8-11)",
694 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 2 (Banks 8-11)",
699 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 3 (Banks 12-15)",
703 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 3 (Banks 12-15)",
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/broadwellde/
H A Duncore-memory.json487 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
491 "PublicDescription": "RD_CAS Access to Rank 0 : All Banks",
639 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 0 (Banks 0-3)",
643 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 0 (Banks 0-3)",
648 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 1 (Banks 4-7)",
652 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 1 (Banks 4-7)",
657 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 2 (Banks 8-11)",
661 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 2 (Banks 8-11)",
666 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 3 (Banks 12-15)",
670 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 3 (Banks 12-15)",
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/haswellx/
H A Duncore-memory.json513 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
517 "PublicDescription": "RD_CAS Access to Rank 0 : All Banks",
665 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 0 (Banks 0-3)",
669 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 0 (Banks 0-3)",
674 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 1 (Banks 4-7)",
678 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 1 (Banks 4-7)",
683 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 2 (Banks 8-11)",
687 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 2 (Banks 8-11)",
692 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 3 (Banks 12-15)",
696 "PublicDescription": "RD_CAS Access to Rank 0 : Bank Group 3 (Banks 12-15)",
[all …]
/openbmc/linux/arch/powerpc/platforms/embedded6xx/
H A Dmpc10x.h107 #define MPC10X_MCTLR_MEM_START_1 0x80 /* Banks 0-3 */
108 #define MPC10X_MCTLR_MEM_START_2 0x84 /* Banks 4-7 */
109 #define MPC10X_MCTLR_EXT_MEM_START_1 0x88 /* Banks 0-3 */
110 #define MPC10X_MCTLR_EXT_MEM_START_2 0x8c /* Banks 4-7 */
112 #define MPC10X_MCTLR_MEM_END_1 0x90 /* Banks 0-3 */
113 #define MPC10X_MCTLR_MEM_END_2 0x94 /* Banks 4-7 */
114 #define MPC10X_MCTLR_EXT_MEM_END_1 0x98 /* Banks 0-3 */
115 #define MPC10X_MCTLR_EXT_MEM_END_2 0x9c /* Banks 4-7 */
/openbmc/linux/tools/perf/pmu-events/arch/x86/skylakex/
H A Duncore-memory.json535 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
670 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 0 (Banks 0-3)",
678 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 1 (Banks 4-7)",
686 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 2 (Banks 8-11)",
694 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 3 (Banks 12-15)",
702 "BriefDescription": "RD_CAS Access to Rank 1; All Banks",
837 "BriefDescription": "RD_CAS Access to Rank 1; Bank Group 0 (Banks 0-3)",
845 "BriefDescription": "RD_CAS Access to Rank 1; Bank Group 1 (Banks 4-7)",
853 "BriefDescription": "RD_CAS Access to Rank 1; Bank Group 2 (Banks 8-11)",
861 "BriefDescription": "RD_CAS Access to Rank 1; Bank Group 3 (Banks 12-15)",
[all …]
/openbmc/linux/drivers/net/ethernet/intel/ice/
H A Dice_nvm.c249 struct ice_bank_info *banks = &hw->flash.banks; in ice_get_flash_bank_offset() local
256 offset = banks->nvm_ptr; in ice_get_flash_bank_offset()
257 size = banks->nvm_size; in ice_get_flash_bank_offset()
258 active_bank = banks->nvm_bank; in ice_get_flash_bank_offset()
261 offset = banks->orom_ptr; in ice_get_flash_bank_offset()
262 size = banks->orom_size; in ice_get_flash_bank_offset()
263 active_bank = banks->orom_bank; in ice_get_flash_bank_offset()
266 offset = banks->netlist_ptr; in ice_get_flash_bank_offset()
267 size = banks->netlist_size; in ice_get_flash_bank_offset()
268 active_bank = banks->netlist_bank; in ice_get_flash_bank_offset()
[all …]
/openbmc/u-boot/board/overo/
H A Dspl.c22 * so we have to setup the DDR timings ourself on both banks.
28 case REVISION_0: /* Micron 1286MB/256MB, 1/2 banks of 128MB */ in get_board_mem_timings()
34 case REVISION_1: /* Micron 256MB/512MB, 1/2 banks of 256MB */ in get_board_mem_timings()
41 case REVISION_2: /* Hynix 256MB/512MB, 1/2 banks of 256MB */ in get_board_mem_timings()
47 case REVISION_3: /* Micron 512MB/1024MB, 1/2 banks of 512MB */ in get_board_mem_timings()
/openbmc/linux/drivers/pinctrl/qcom/
H A Dpinctrl-ssbi-gpio.c325 u8 banks = 0; in pm8xxx_pin_config_set() local
335 banks |= BIT(2); in pm8xxx_pin_config_set()
337 banks |= BIT(3); in pm8xxx_pin_config_set()
341 banks |= BIT(2); in pm8xxx_pin_config_set()
343 banks |= BIT(3); in pm8xxx_pin_config_set()
354 banks |= BIT(2); in pm8xxx_pin_config_set()
356 banks |= BIT(3); in pm8xxx_pin_config_set()
360 banks |= BIT(3); in pm8xxx_pin_config_set()
364 banks |= BIT(0) | BIT(1); in pm8xxx_pin_config_set()
369 banks |= BIT(0) | BIT(1); in pm8xxx_pin_config_set()
[all …]
/openbmc/linux/tools/perf/pmu-events/arch/x86/cascadelakex/
H A Duncore-memory.json845 "BriefDescription": "RD_CAS Access to Rank 0; All Banks",
980 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 0 (Banks 0-3)",
988 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 1 (Banks 4-7)",
996 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 2 (Banks 8-11)",
1004 "BriefDescription": "RD_CAS Access to Rank 0; Bank Group 3 (Banks 12-15)",
1012 "BriefDescription": "RD_CAS Access to Rank 1; All Banks",
1147 "BriefDescription": "RD_CAS Access to Rank 1; Bank Group 0 (Banks 0-3)",
1155 "BriefDescription": "RD_CAS Access to Rank 1; Bank Group 1 (Banks 4-7)",
1163 "BriefDescription": "RD_CAS Access to Rank 1; Bank Group 2 (Banks 8-11)",
1171 "BriefDescription": "RD_CAS Access to Rank 1; Bank Group 3 (Banks 12-15)",
[all …]
/openbmc/linux/drivers/memory/
H A Dfsl_ifc.c42 * This function walks IFC banks comparing "Base address" field of the CSPR
54 for (i = 0; i < fsl_ifc_ctrl_dev->banks; i++) { in fsl_ifc_find()
201 * resources for the NAND banks themselves are allocated
207 int version, banks; in fsl_ifc_ctrl_probe() local
237 banks = (version == FSL_IFC_VERSION_1_0_0) ? 4 : 8; in fsl_ifc_ctrl_probe()
238 dev_info(&dev->dev, "IFC version %d.%d, %d banks\n", in fsl_ifc_ctrl_probe()
239 version >> 24, (version >> 16) & 0xf, banks); in fsl_ifc_ctrl_probe()
242 fsl_ifc_ctrl_dev->banks = banks; in fsl_ifc_ctrl_probe()
/openbmc/u-boot/drivers/ram/
H A Dbmips_ram.c66 unsigned int is_32b, unsigned int banks) in bmips_dram_size() argument
72 return 1 << (cols + rows + is_32b + banks); in bmips_dram_size()
77 unsigned int cols = 0, rows = 0, is_32b = 0, banks = 0; in bcm6338_get_ram_size() local
84 banks = (val & SDRAM_CFG_BANK_MASK) ? 2 : 1; in bcm6338_get_ram_size()
86 return bmips_dram_size(cols, rows, is_32b, banks); in bcm6338_get_ram_size()
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dsamsung,pinctrl-gpio-bank.yaml31 For GPIO banks supporting external GPIO interrupts or external wake-up
37 For GPIO banks supporting external GPIO interrupts or external wake-up
42 For GPIO banks supporting direct external wake-up interrupts (without
/openbmc/u-boot/include/
H A Dfdt_support.h82 * Fill the DT memory node with multiple memory banks.
84 * If banks is 0, it will not touch the existing reg property. This allows
89 * @param start Array of size <banks> to hold the start addresses.
90 * @param size Array of size <banks> to hold the size of each region.
91 * @param banks Number of memory banks to create. If 0, the reg
96 int fdt_fixup_memory_banks(void *blob, u64 start[], u64 size[], int banks);
99 int banks) in fdt_fixup_memory_banks() argument
/openbmc/linux/drivers/phy/mediatek/
H A DKconfig26 different banks layout, the T-PHY with shared banks between
28 so you can easily distinguish them by banks layout.
/openbmc/u-boot/board/cirrus/edb93xx/
H A Dedb93xx.c132 * banks from 1Mb, so it could be up to 128 banks theoretically. in dram_fill_bank_addr()
169 * Collect information of banks that has been filled during lowlevel in dram_init_banksize_int()
196 printf("DRAM total %u banks:\n", dram_bank_cnt); in dram_init_banksize_int()
200 printf("WARNING! UBoot was configured for %u banks,\n" in dram_init_banksize_int()
202 "Supressing extra memory banks\n", in dram_init_banksize_int()

12345678910>>...33