/openbmc/linux/drivers/pci/ |
H A D | ats.c | 13 #include <linux/pci-ats.h> 34 * pci_ats_supported - check if the device can use ATS 37 * Returns true if the device supports ATS and is allowed to use it, false 50 * pci_enable_ats - enable the ATS capability 71 * Note that enabling ATS on a VF fails unless it's already enabled in pci_enable_ats() 91 * pci_disable_ats - disable the ATS capability 123 * pci_ats_queue_depth - query the ATS Invalidate Queue Depth 128 * The ATS spec uses 0 in the Invalidate Queue Depth field to
|
H A D | Makefile | 22 obj-$(CONFIG_PCI_ATS) += ats.o
|
/openbmc/linux/Documentation/arch/x86/ |
H A D | sva.rst | 17 PCIe Address Translation Services (ATS) along with Page Request Interface 20 specification Chapter 10: ATS Specification. 23 required to support the PCIe features ATS and PRI. ATS allows devices 26 sync. When an ATS lookup fails for a virtual address, the device should 28 CPU page tables. The device must use ATS again in order the fetch the 82 ATS. If the IOMMU responds with proper response that a page is not 259 use via Address Translation Service (ATS) requests. If the mapping exists
|
/openbmc/linux/include/uapi/linux/genwqe/ |
H A D | genwqe_card.h | 272 * driver know where those addresses are by specifying the ATS field, 277 * Our hardware will refuse DDCB execution if the ATS field is not as 280 * will check that against the ATS field definition. Any invalid or 281 * unknown ATS content will lead to DDCB refusal. 356 #define DDCB_ASIV_LENGTH_ATS 96 /* ASIV in ATS architecture */ 371 * Address Translation Specification (ATS) definitions 373 * Each 4 bit within the ATS 64-bit word specify the required address 382 * The first 4 entries in the ATS word are reserved. The following nibbles 433 __u64 ats; member
|
/openbmc/qemu/hw/audio/ |
H A D | adlib.c | 74 QEMUAudioTimeStamp ats; member 93 delta = AUD_get_elapsed_usec_out (s->voice, &s->ats); in adlib_kill_timers() 102 AUD_init_time_stamp_out (s->voice, &s->ats); in adlib_kill_timers() 152 AUD_init_time_stamp_out (s->voice, &s->ats); in timer_handler()
|
/openbmc/qemu/docs/specs/ |
H A D | riscv-iommu.rst | 81 - "ats": enable ATS support
|
/openbmc/linux/drivers/net/ethernet/stmicro/stmmac/ |
H A D | enh_desc.c | 380 static void enh_desc_get_timestamp(void *desc, u32 ats, u64 *ts) in enh_desc_get_timestamp() argument 384 if (ats) { in enh_desc_get_timestamp() 399 u32 ats) in enh_desc_get_rx_timestamp_status() argument 401 if (ats) { in enh_desc_get_rx_timestamp_status()
|
H A D | norm_desc.c | 241 static void ndesc_get_timestamp(void *desc, u32 ats, u64 *ts) in ndesc_get_timestamp() argument 253 static int ndesc_get_rx_timestamp_status(void *desc, void *next_desc, u32 ats) in ndesc_get_rx_timestamp_status() argument
|
H A D | dwxgmac2_descs.c | 85 static inline void dwxgmac2_get_timestamp(void *desc, u32 ats, u64 *ts) in dwxgmac2_get_timestamp() argument 117 u32 ats) in dwxgmac2_get_rx_timestamp_status() argument
|
/openbmc/qemu/hw/riscv/ |
H A D | riscv-iommu-bits.h | 295 /* 3.1.4 I/O MMU PCIe ATS */ 304 /* dword1 is the ATS payload, two different payload types for INVAL and PRGR */ 306 /* ATS.PRGR payload */
|
H A D | riscv-iommu.h | 40 bool enable_ats; /* Enable ATS support */
|
/openbmc/linux/drivers/misc/genwqe/ |
H A D | card_ddcb.h | 39 #define ASIV_LENGTH 104 /* Old specification without ATS field */ 40 #define ASIV_LENGTH_ATS 96 /* New specification with ATS field */
|
H A D | card_dev.c | 431 * When we receive a DDCB execution request with the ATS bits set to 589 } else { /* setup DDCB for ATS architecture */ in do_flash_update() 602 req->ats = 0x4ULL << 44; in do_flash_update() 711 } else { /* setup DDCB for ATS architecture */ in do_flash_read() 720 cmd->ats = 0x5ULL << 44; in do_flash_read() 878 ats_flags = ATS_GET_FLAGS(cmd->ats, asiv_offs); in ddcb_cmd_fixups()
|
/openbmc/linux/drivers/iommu/amd/ |
H A D | iommu.c | 14 #include <linux/pci-ats.h> 1320 qdep = dev_data->ats.qdep; in device_flush_iotlb() 1371 if (dev_data->ats.enabled) in device_flush_dte() 1404 if (!dev_data->ats.enabled) in __domain_flush_pages() 1581 struct protection_domain *domain, bool ats, bool ppr) in set_dte_entry() argument 1605 if (ats) in set_dte_entry() 1683 bool ats; in do_attach() local 1688 ats = dev_data->ats.enabled; in do_attach() 1704 ats, dev_data->iommu_v2); in do_attach() 1814 * is enabling for PPR/ATS support (using v2 table), in attach_device() [all …]
|
/openbmc/linux/Documentation/mm/ |
H A D | mmu_notifier.rst | 9 thing like ATS/PASID to get the IOMMU to walk the CPU page table to access a 31 Consider the following scenario (device use a feature similar to ATS/PASID):
|
/openbmc/linux/Documentation/admin-guide/perf/ |
H A D | nvidia-pmu.rst | 58 In this config, the PMU captures GPU ATS translated or EGM traffic from the GPU. 94 traffic, in contrast with NvLink-C2C0 PMU that captures ATS translated traffic. 229 | Destination | |GPU ATS |GPU Not-ATS| | Socket-B | Socket-B |
|
/openbmc/u-boot/arch/arm/lib/ |
H A D | cmd_boot.c | 16 * Copyright 2015 ATS Advanced Telematics Systems GmbH
|
/openbmc/linux/Documentation/ABI/stable/ |
H A D | sysfs-driver-dma-idxd | 235 Description: Indicate whether ATS disable is turned on for the workqueue. 236 0 indicates ATS is on, and 1 indicates ATS is off for the workqueue.
|
/openbmc/linux/Documentation/devicetree/bindings/iommu/ |
H A D | arm,smmu-v3.yaml | 16 and event queues and adding support for the ATS and PRI components of
|
/openbmc/u-boot/arch/arm/cpu/armv7m/ |
H A D | systick-timer.c | 10 * Copyright 2015 ATS Advanced Telematics Systems GmbH
|
/openbmc/linux/drivers/gpu/drm/radeon/ |
H A D | btc_dpm.c | 1705 pi->rlp = eg_pi->ats[idx].rlp; in btc_set_at_for_uvd() 1706 pi->rmp = eg_pi->ats[idx].rmp; in btc_set_at_for_uvd() 1707 pi->lhp = eg_pi->ats[idx].lhp; in btc_set_at_for_uvd() 1708 pi->lmp = eg_pi->ats[idx].lmp; in btc_set_at_for_uvd() 2621 eg_pi->ats[0].rlp = RV770_RLP_DFLT; in btc_dpm_init() 2622 eg_pi->ats[0].rmp = RV770_RMP_DFLT; in btc_dpm_init() 2623 eg_pi->ats[0].lhp = RV770_LHP_DFLT; in btc_dpm_init() 2624 eg_pi->ats[0].lmp = RV770_LMP_DFLT; in btc_dpm_init() 2626 eg_pi->ats[1].rlp = BTC_RLP_UVD_DFLT; in btc_dpm_init() 2627 eg_pi->ats[1].rmp = BTC_RMP_UVD_DFLT; in btc_dpm_init() [all …]
|
H A D | cypress_dpm.h | 88 struct at ats[2]; member
|
/openbmc/linux/drivers/iommu/arm/arm-smmu-v3/ |
H A D | arm-smmu-v3.c | 27 #include <linux/pci-ats.h> 1736 * ATS and PASID: in arm_smmu_atc_inv_to_cmd() 1764 * In an ATS Invalidate Request, the address must be aligned on the in arm_smmu_atc_inv_to_cmd() 1832 * ATS was enabled at the PCI device before completion of the TLBI. in arm_smmu_atc_inv_domain() 2311 /* Don't enable ATS at the endpoint if it's not enabled in the STE */ in arm_smmu_enable_ats() 2322 dev_err(master->dev, "Failed to enable ATS (STU %zu)\n", stu); in arm_smmu_enable_ats() 2334 * Ensure ATS is disabled at the endpoint before we issue the in arm_smmu_disable_ats() 2460 * The SMMU does not support enabling ATS with bypass. When the STE is in arm_smmu_attach_dev() 2461 * in bypass (STE.Config[2:0] == 0b100), ATS Translation Requests and in arm_smmu_attach_dev() 2462 * Translated transactions are denied as though ATS is disabled for the in arm_smmu_attach_dev() [all …]
|
/openbmc/linux/sound/soc/codecs/ |
H A D | ak4458.c | 525 int ats; in ak4458_set_dai_mute() local 530 ats = (reg & AK4458_ATS_MASK) >> AK4458_ATS_SHIFT; in ak4458_set_dai_mute() 532 ndt = att_speed[ats] / (nfs / 1000); in ak4458_set_dai_mute()
|
/openbmc/qemu/include/hw/pci/ |
H A D | pcie.h | 75 /* Offset of ATS capability in config space */
|