/openbmc/linux/arch/arm/boot/dts/ti/omap/ |
H A D | omap54xx-clocks.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #clock-cells = <0>; 10 compatible = "fixed-clock"; 11 clock-output-names = "pad_clks_src_ck"; 12 clock-frequency = <12000000>; 16 #clock-cells = <0>; 17 compatible = "ti,gate-clock"; 18 clock-output-names = "pad_clks_ck"; 20 ti,bit-shift = <8>; 25 #clock-cells = <0>; [all …]
|
H A D | dra7xx-clocks.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 8 atl_clkin0_ck: clock-atl-clkin0 { 9 #clock-cells = <0>; 10 compatible = "ti,dra7-atl-clock"; 11 clock-output-names = "atl_clkin0_ck"; 15 atl_clkin1_ck: clock-atl-clkin1 { 16 #clock-cells = <0>; 17 compatible = "ti,dra7-atl-clock"; 18 clock-output-names = "atl_clkin1_ck"; 22 atl_clkin2_ck: clock-atl-clkin2 { [all …]
|
H A D | omap44xx-clocks.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #clock-cells = <0>; 10 compatible = "fixed-clock"; 11 clock-output-names = "extalt_clkin_ck"; 12 clock-frequency = <59000000>; 16 #clock-cells = <0>; 17 compatible = "fixed-clock"; 18 clock-output-names = "pad_clks_src_ck"; 19 clock-frequency = <12000000>; 23 #clock-cells = <0>; [all …]
|
H A D | omap3xxx-clocks.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #clock-cells = <0>; 10 compatible = "fixed-clock"; 11 clock-frequency = <16800000>; 15 #clock-cells = <0>; 16 compatible = "ti,mux-clock"; 22 #clock-cells = <0>; 23 compatible = "ti,divider-clock"; 25 ti,bit-shift = <6>; 26 ti,max-div = <3>; [all …]
|
/openbmc/linux/Documentation/devicetree/ |
H A D | usage-model.rst | 1 .. SPDX-License-Identifier: GPL-2.0 13 at devicetree.org\ [1]_. 44 ---------- 48 Device Tree to discover the topology of the hardware at runtime, and 56 In 2005, when PowerPC Linux began a major cleanup and to merge 32-bit 57 and 64-bit support, the decision was made to require DT support on all 61 blob without requiring a real Open Firmware implementation. U-Boot, 63 Device Tree Binary (dtb) and to modify a dtb at boot time. DT was 66 existing non-DT aware firmware. 69 all architectures. At the time of this writing, 6 mainlined [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/mips/img/ |
H A D | xilfpga.txt | 14 the ARTIX-7 FPGA by Xilinx. 18 - microAptiv UP core m14Kc 19 - 50MHz clock speed 20 - 128Mbyte DDR RAM at 0x0000_0000 21 - 8Kbyte RAM at 0x1000_0000 22 - axi_intc at 0x1020_0000 23 - axi_uart16550 at 0x1040_0000 24 - axi_gpio at 0x1060_0000 25 - axi_i2c at 0x10A0_0000 26 - custom_gpio at 0x10C0_0000 [all …]
|
/openbmc/u-boot/arch/arm/dts/ |
H A D | dra7xx-clocks.dtsi | 12 #clock-cells = <0>; 13 compatible = "ti,dra7-atl-clock"; 18 #clock-cells = <0>; 19 compatible = "ti,dra7-atl-clock"; 24 #clock-cells = <0>; 25 compatible = "ti,dra7-atl-clock"; 30 #clock-cells = <0>; 31 compatible = "ti,dra7-atl-clock"; 36 #clock-cells = <0>; 37 compatible = "fixed-clock"; [all …]
|
H A D | am43xx-clocks.dtsi | 12 #clock-cells = <0>; 13 compatible = "ti,mux-clock"; 15 ti,bit-shift = <31>; 20 #clock-cells = <0>; 21 compatible = "ti,mux-clock"; 23 ti,bit-shift = <29>; 28 #clock-cells = <0>; 29 compatible = "ti,mux-clock"; 31 ti,bit-shift = <22>; 36 #clock-cells = <0>; [all …]
|
H A D | omap3xxx-clocks.dtsi | 12 #clock-cells = <0>; 13 compatible = "fixed-clock"; 14 clock-frequency = <16800000>; 18 #clock-cells = <0>; 19 compatible = "ti,mux-clock"; 25 #clock-cells = <0>; 26 compatible = "ti,divider-clock"; 28 ti,bit-shift = <6>; 29 ti,max-div = <3>; 31 ti,index-starts-at-one; [all …]
|
H A D | am33xx-clocks.dtsi | 12 #clock-cells = <0>; 13 compatible = "ti,mux-clock"; 15 ti,bit-shift = <22>; 20 #clock-cells = <0>; 21 compatible = "fixed-factor-clock"; 23 clock-mult = <1>; 24 clock-div = <1>; 28 #clock-cells = <0>; 29 compatible = "fixed-factor-clock"; 31 clock-mult = <1>; [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/arm/omap/ |
H A D | omap.txt | 11 to move data from hwmod to device-tree representation. 15 - compatible: Every devices present in OMAP SoC should be in the 17 - ti,hwmods: list of hwmod names (ascii strings), that comes from the OMAP 18 HW documentation, attached to a device. Must contain at least 22 - ti,no_idle_on_suspend: When present, it prevents the PM to idle the module 24 - ti,no-reset-on-init: When present, the module should not be reset at init 25 - ti,no-idle-on-init: When present, the module should not be idled at init 26 - ti,no-idle: When present, the module is never allowed to idle. 31 compatible = "ti,omap4-spinlock"; 37 - General Purpose devices [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/bus/ |
H A D | arm,integrator-ap-lm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/bus/arm,integrator-ap-lm.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Linus Walleij <linusw@kernel.org> 15 determine if a logic module is connected at index 0, 1, 2 or 3. The logic 17 then have their own specific per-module bindings and they will be described 21 "#address-cells": 24 "#size-cells": 27 compatible: [all …]
|
/openbmc/qemu/docs/devel/ |
H A D | control-flow-integrity.rst | 2 Control-Flow Integrity (CFI) 5 This document describes the current control-flow integrity (CFI) mechanism in 10 ------ 14 The type used in QEMU is a forward-edge control-flow integrity that ensures 15 function calls performed through function pointers, always call a "compatible" 16 function. A compatible function is a function with the same signature of the 19 This type of CFI is entirely compiler-based and relies on the compiler knowing 26 In case of a CFI violation (i.e. call to a non-compatible function) QEMU will 30 ----------------- 32 NOTE: CFI requires the use of link-time optimization. Therefore, when CFI is [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/powerpc/fsl/ |
H A D | mpic.txt | 7 and QorIQ processors and is compatible with the Open PIC. The 14 - compatible 18 controllers compatible with this binding have Block 19 Revision Registers BRR1 and BRR2 at offset 0x0 and 22 - reg 24 Value type: <prop-encoded-array> 29 - interrupt-controller 35 - #interrupt-cells 39 specifiers do not contain the interrupt-type or type-specific 42 - #address-cells [all …]
|
/openbmc/phosphor-fan-presence/ |
H A D | json_config.hpp | 6 * You may obtain a copy of the License at 8 * http://www.apache.org/licenses/LICENSE-2.0 21 #include <phosphor-logging/log.hpp> 36 constexpr auto confOverridePath = "/etc/phosphor-fan-presence"; 37 constexpr auto confBasePath = "/usr/share/phosphor-fan-presence"; 40 "xyz.openbmc_project.Inventory.Decorator.Compatible"; 44 * @class NoConfigFound - A no JSON configuration found exception 63 * exception can be thrown to denote that at that time finding/loading the 68 * @param[in] details - Additional details 82 * @brief Get the object paths with the compatible interface [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/sram/ |
H A D | sram.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Generic on-chip SRAM 10 - Rob Herring <robh@kernel.org> 19 Following the generic-names recommended practice, node names should 27 compatible: 30 - mmio-sram 31 - amlogic,meson-gxbb-sram 32 - arm,juno-sram-ns [all …]
|
/openbmc/linux/arch/arm/boot/dts/gemini/ |
H A D | gemini.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 6 #include <dt-bindings/interrupt-controller/irq.h> 7 #include <dt-bindings/clock/cortina,gemini-clock.h> 8 #include <dt-bindings/reset/cortina,gemini-reset.h> 9 #include <dt-bindings/gpio/gpio.h> 13 #address-cells = <1>; 14 #size-cells = <1>; 16 compatible = "simple-bus"; 17 interrupt-parent = <&intcon>; 20 compatible = "cortina,gemini-flash", "cfi-flash"; [all …]
|
/openbmc/linux/Documentation/arch/arm/google/ |
H A D | chromebook-boot-flow.rst | 1 .. SPDX-License-Identifier: GPL-2.0 16 - Board name, specified at depthcharge_ compile time. This is $(BOARD) below. 17 - Board revision number, determined at runtime (perhaps by reading GPIO 19 - SKU number, read from GPIO strappings at boot time. This is $(SKU) below. 23 - google,$(BOARD)-rev$(REV)-sku$(SKU) 24 - google,$(BOARD)-rev$(REV) 25 - google,$(BOARD)-sku$(SKU) 26 - google,$(BOARD) 31 Note that for some boards there may be extra board-specific logic to inject 35 find one that matches the most specific compatible. It will then look [all …]
|
/openbmc/linux/arch/powerpc/boot/dts/fsl/ |
H A D | mpc8536si-post.dtsi | 20 * Foundation, either version 2 of that License or (at your option) any 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,mpc8536-elbc", "fsl,elbc", "simple-bus"; 42 /* controller at 0x8000 */ 44 compatible = "fsl,mpc8540-pci"; 47 bus-range = <0 0xff>; 48 #interrupt-cells = <1>; 49 #size-cells = <2>; 50 #address-cells = <3>; [all …]
|
H A D | mpc8544si-post.dtsi | 20 * Foundation, either version 2 of that License or (at your option) any 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,mpc8544-lbc", "fsl,pq3-localbus", "simple-bus"; 42 /* controller at 0x8000 */ 44 compatible = "fsl,mpc8540-pci"; 47 bus-range = <0 0xff>; 48 #interrupt-cells = <1>; 49 #size-cells = <2>; 50 #address-cells = <3>; [all …]
|
H A D | mpc8548si-post.dtsi | 20 * Foundation, either version 2 of that License or (at your option) any 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,mpc8548-lbc", "fsl,pq3-localbus", "simple-bus"; 42 /* controller at 0x8000 */ 44 compatible = "fsl,mpc8540-pcix", "fsl,mpc8540-pci"; 47 bus-range = <0 0xff>; 48 #interrupt-cells = <1>; 49 #size-cells = <2>; 50 #address-cells = <3>; [all …]
|
H A D | p1023si-post.dtsi | 4 * Copyright 2011 - 2014 Freescale Semiconductor Inc. 20 * Foundation, either version 2 of that License or (at your option) any 36 compatible = "fsl,bman-fbpr"; 37 alloc-ranges = <0 0 0x10 0>; 41 compatible = "fsl,qman-fqd"; 42 alloc-ranges = <0 0 0x10 0>; 46 compatible = "fsl,qman-pfdr"; 47 alloc-ranges = <0 0 0x10 0>; 51 #address-cells = <2>; 52 #size-cells = <1>; [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/rtc/ |
H A D | allwinner,sun6i-a31-rtc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/rtc/allwinner,sun6i-a31-rtc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#clock-cells": 17 compatible: 19 - enum: 20 - allwinner,sun6i-a31-rtc [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/clock/ti/ |
H A D | divider.txt | 3 Binding status: Unstable - ABI compatibility may be broken in the future 6 register-mapped adjustable clock rate divider that does not gate and has 17 ti,index-starts-at-one - valid divisor values start at 1, not the default 24 ti,index-power-of-two - valid divisor values are powers of two. E.g: 41 Any zero value in this array means the corresponding bit-value is invalid 52 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt 56 - compatible : shall be "ti,divider-clock" or "ti,composite-divider-clock". 57 - #clock-cells : from common clock binding; shall be set to 0. 58 - clocks : link to phandle of parent clock 59 - reg : offset for register controlling adjustable divider [all …]
|
H A D | mux.txt | 3 Binding status: Unstable - ABI compatibility may be broken in the future 6 register-mapped multiplexer with multiple input clock signals or 23 into the register, instead indexing begins at 1. The optional property 24 "index-starts-at-one" modified the scheme as follows: 36 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt 39 - compatible : shall be "ti,mux-clock" or "ti,composite-mux-clock". 40 - #clock-cells : from common clock binding; shall be set to 0. 41 - clocks : link phandles of parent clocks 42 - reg : register offset for register controlling adjustable mux 45 - clock-output-names : from common clock binding. [all …]
|