Home
last modified time | relevance | path

Searched +full:8 +full:- +full:12 (Results 1 – 25 of 1199) sorted by relevance

12345678910>>...48

/openbmc/linux/drivers/gpu/drm/display/
H A Ddrm_dsc_helper.c1 // SPDX-License-Identifier: MIT
34 * drm_dsc_dp_pps_header_init() - Initializes the PPS Header
48 pps_header->HB1 = DP_SDP_PPS; in drm_dsc_dp_pps_header_init()
49 pps_header->HB2 = DP_SDP_PPS_HEADER_PAYLOAD_BYTES_MINUS_1; in drm_dsc_dp_pps_header_init()
54 * drm_dsc_dp_rc_buffer_size - get rc buffer size in bytes
56 * @rc_buffer_size: number of blocks - 1, according to DPCD offset 63h
81 * drm_dsc_pps_payload_pack() - Populates the DSC PPS
109 pps_payload->dsc_version = in drm_dsc_pps_payload_pack()
110 dsc_cfg->dsc_version_minor | in drm_dsc_pps_payload_pack()
111 dsc_cfg->dsc_version_major << DSC_PPS_VERSION_MAJOR_SHIFT; in drm_dsc_pps_payload_pack()
[all …]
/openbmc/linux/drivers/pmdomain/mediatek/
H A Dmt8195-pm-domains.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Author: Chun-Jie Chen <chun-jie.chen@mediatek.com>
10 #include "mtk-pm-domains.h"
11 #include <dt-bindings/power/mt8195-power.h>
24 .sram_pdn_bits = GENMASK(8, 8),
25 .sram_pdn_ack_bits = GENMASK(12, 12),
39 .sta_mask = BIT(12),
43 .sram_pdn_bits = GENMASK(8, 8),
44 .sram_pdn_ack_bits = GENMASK(12, 12),
86 .sram_pdn_bits = GENMASK(8, 8),
[all …]
H A Dmt8192-pm-domains.h1 /* SPDX-License-Identifier: GPL-2.0-only */
6 #include "mtk-pm-domains.h"
7 #include <dt-bindings/power/mt8192-power.h>
20 .sram_pdn_bits = GENMASK(8, 8),
21 .sram_pdn_ack_bits = GENMASK(12, 12),
59 .sram_pdn_bits = GENMASK(8, 8),
60 .sram_pdn_ack_bits = GENMASK(12, 12),
69 .sram_pdn_bits = GENMASK(8, 8),
70 .sram_pdn_ack_bits = GENMASK(12, 12),
97 .sram_pdn_bits = GENMASK(8, 8),
[all …]
H A Dmt8183-pm-domains.h1 /* SPDX-License-Identifier: GPL-2.0-only */
6 #include "mtk-pm-domains.h"
7 #include <dt-bindings/power/mt8183-power.h>
20 .sram_pdn_bits = GENMASK(11, 8),
21 .sram_pdn_ack_bits = GENMASK(15, 12),
52 .sram_pdn_bits = GENMASK(8, 8),
53 .sram_pdn_ack_bits = GENMASK(12, 12),
62 .sram_pdn_bits = GENMASK(8, 8),
63 .sram_pdn_ack_bits = GENMASK(12, 12),
71 .sram_pdn_bits = GENMASK(8, 8),
[all …]
/openbmc/linux/drivers/pinctrl/tegra/
H A Dpinctrl-tegra234.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (c) 2021-2023, NVIDIA CORPORATION. All rights reserved.
16 #include "pinctrl-tegra.h"
1382 #define PINGROUP_REG_N(r) -1
1385 #define DRV_PINGROUP_N(r) -1
1388 .drv_reg = -1, \
1389 .drv_bank = -1, \
1390 .drvdn_bit = -1, \
1391 .drvup_bit = -1, \
1392 .slwr_bit = -1, \
[all …]
H A Dpinctrl-tegra194.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (c) 2019-2021, NVIDIA CORPORATION. All rights reserved.
23 #include "pinctrl-tegra.h"
1281 #define PINGROUP_REG_N(r) -1
1284 #define DRV_PINGROUP_N(r) -1
1287 .drv_reg = -1, \
1288 .drv_bank = -1, \
1289 .drvdn_bit = -1, \
1290 .drvup_bit = -1, \
1291 .slwr_bit = -1, \
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dsc/
H A Drc_calc_fpu.c31 #define table_hash(mode, bpc, max_min) ((mode << 16) | (bpc << 8) | max_min)
57 num = num - 0.5; in dsc_roundf()
76 TABLE_CASE(444, 8, max); in get_qp_set()
77 TABLE_CASE(444, 8, min); in get_qp_set()
80 TABLE_CASE(444, 12, max); in get_qp_set()
81 TABLE_CASE(444, 12, min); in get_qp_set()
82 TABLE_CASE(422, 8, max); in get_qp_set()
83 TABLE_CASE(422, 8, min); in get_qp_set()
86 TABLE_CASE(422, 12, max); in get_qp_set()
87 TABLE_CASE(422, 12, min); in get_qp_set()
[all …]
/openbmc/linux/arch/arm/mach-davinci/
H A Dda830.c1 // SPDX-License-Identifier: GPL-2.0-only
9 #include <linux/clk-provider.h>
14 #include <linux/irqchip/irq-davinci-cp-intc.h>
16 #include <clocksource/timer-davinci.h>
26 /* Offsets of the 8 compare registers on the da830 */
47 MUX_CFG(DA830, RTCK, 0, 0, 0xf, 8, false)
49 MUX_CFG(DA830, EMU_0, 0, 4, 0xf, 8, false)
50 MUX_CFG(DA830, EMB_SDCKE, 0, 8, 0xf, 1, false)
51 MUX_CFG(DA830, EMB_CLK_GLUE, 0, 12, 0xf, 1, false)
52 MUX_CFG(DA830, EMB_CLK, 0, 12, 0xf, 2, false)
[all …]
H A Dda850.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * TI DA850/OMAP-L138 chip specific setup
5 * Copyright (C) 2009 Texas Instruments Incorporated - https://www.ti.com/
7 * Derived from: arch/arm/mach-davinci/da830.c
16 #include <linux/mfd/da8xx-cfgchip.h>
20 #include <clocksource/timer-davinci.h>
61 MUX_CFG(DA850, I2C0_SDA, 4, 12, 15, 2, false)
62 MUX_CFG(DA850, I2C0_SCL, 4, 8, 15, 2, false)
64 MUX_CFG(DA850, MII_TXEN, 2, 4, 15, 8, false)
65 MUX_CFG(DA850, MII_TXCLK, 2, 8, 15, 8, false)
[all …]
/openbmc/linux/arch/powerpc/crypto/
H A Dpoly1305-p10le_64.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 # Copyright 2023- IBM Corp. All rights reserved
10 # Poly1305 - this version mainly using vector/VSX/Scalar
11 # - 26 bits limbs
12 # - Handle multiple 64 byte blcok.
17 # p = 2^130 - 5
25 # 07/22/21 - this revison based on the above sum of products. Setup r^4, r^3, r^2, r and s3, s2, …
56 #include <asm/asm-offsets.h>
57 #include <asm/asm-compat.h>
95 stdu 1,-752(1)
[all …]
H A Daes-spe-core.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
14 #include "aes-spe-regs.h"
17 rlwimi rT0,in,28-((bpos+3)%4)*8,20,27;
20 rlwimi rT1,in,24-((bpos+3)%4)*8,24,31;
41 LBZ(out, rT0, 8)
44 LBZ(out, rT0, 8) /* load enc byte */
56 * via bl/blr. It expects that caller has pre-xored input data with first
57 * 4 words of encryption key into rD0-rD3. Pointer/counter registers must
58 * have also been set up before (rT0, rKP, CTR). Output is stored in rD0-rD3
59 * and rW0-rW3 and caller must execute a final xor on the output registers.
[all …]
/openbmc/linux/arch/arm/boot/dts/ti/omap/
H A Domap3-echo.dts1 // SPDX-License-Identifier: GPL-2.0-only
5 /dts-v1/;
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/leds/common.h>
14 compatible = "amazon,omap3-echo", "ti,omap3630", "ti,omap3";
18 cpu0-supply = <&vdd1_reg>;
28 compatible = "regulator-fixed";
29 regulator-name = "vcc5v";
30 regulator-min-microvolt = <5000000>;
31 regulator-max-microvolt = <5000000>;
[all …]
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_qp_tables.c1 // SPDX-License-Identifier: MIT
24 /* from BPP 4 to 12 in steps of 0.5 */
68 { 9, 9, 9, 9, 8, 8, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 7, 6, 6, 5,
70 { 14, 14, 13, 13, 12, 12, 12, 12, 11, 11, 10, 10, 10, 10, 9, 9, 9, 8, 8,
71 8, 7, 7, 7, 7, 6, 6, 5, 5, 5, 5, 4, 4, 4, 3, 3, 3, 3 }
79 { 8, 7, 7, 6, 5, 5, 5, 5, 5, 5, 5, 5, 4, 4, 4, 3, 2, 2, 1, 1, 1, 1, 1,
81 { 8, 8, 7, 7, 6, 6, 6, 6, 6, 6, 6, 6, 5, 5, 5, 4, 3, 3, 2, 2, 2, 2, 2,
83 { 9, 8, 8, 7, 7, 7, 7, 7, 7, 7, 7, 7, 6, 6, 5, 4, 4, 3, 2, 2, 2, 2, 2,
85 { 9, 8, 8, 8, 7, 7, 7, 7, 7, 7, 7, 7, 6, 6, 6, 5, 4, 4, 3, 3, 3, 3, 3,
87 { 9, 9, 8, 8, 7, 7, 7, 7, 7, 7, 7, 7, 7, 6, 6, 5, 4, 4, 3, 3, 3, 3, 3,
[all …]
/openbmc/u-boot/arch/arm/include/asm/mach-imx/
H A Dregs-bch.h1 /* SPDX-License-Identifier: GPL-2.0+ */
9 * Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
15 #include <asm/mach-imx/regs-common.h>
54 #define BCH_CTRL_COMPLETE_IRQ_EN (1 << 8)
63 #define BCH_STATUS0_STATUS_BLK0_MASK (0xff << 8)
64 #define BCH_STATUS0_STATUS_BLK0_OFFSET 8
65 #define BCH_STATUS0_STATUS_BLK0_ZERO (0x00 << 8)
66 #define BCH_STATUS0_STATUS_BLK0_ERROR1 (0x01 << 8)
67 #define BCH_STATUS0_STATUS_BLK0_ERROR2 (0x02 << 8)
68 #define BCH_STATUS0_STATUS_BLK0_ERROR3 (0x03 << 8)
[all …]
/openbmc/linux/drivers/pinctrl/mediatek/
H A Dpinctrl-mt2712.c1 // SPDX-License-Identifier: GPL-2.0
13 #include <linux/pinctrl/pinconf-generic.h>
14 #include <dt-bindings/pinctrl/mt65xx.h>
16 #include "pinctrl-mtk-common.h"
17 #include "pinctrl-mtk-mt2712.h"
21 MTK_PIN_PUPD_SPEC_SR(19, 0xe60, 12, 11, 10),
24 MTK_PIN_PUPD_SPEC_SR(22, 0xe50, 8, 7, 6),
29 MTK_PIN_PUPD_SPEC_SR(32, 0xf30, 10, 9, 8),
30 MTK_PIN_PUPD_SPEC_SR(33, 0xf30, 14, 13, 12),
33 MTK_PIN_PUPD_SPEC_SR(36, 0xf40, 10, 9, 8),
[all …]
H A Dpinctrl-mt8516.c1 // SPDX-License-Identifier: GPL-2.0
7 #include <dt-bindings/pinctrl/mt65xx.h>
14 #include "pinctrl-mtk-common.h"
15 #include "pinctrl-mtk-mt8516.h"
18 /* 0E4E8SR 4/8/12/16 */
20 /* 0E2E4SR 2/4/6/8 */
21 MTK_DRV_GRP(2, 8, 1, 2, 2),
22 /* E8E4E2 2/4/6/8/10/12/14/16 */
36 MTK_PIN_DRV_GRP(8, 0xd00, 4, 0),
40 MTK_PIN_DRV_GRP(11, 0xd00, 8, 0),
[all …]
H A Dpinctrl-mt8167.c1 // SPDX-License-Identifier: GPL-2.0
7 #include <dt-bindings/pinctrl/mt65xx.h>
14 #include "pinctrl-mtk-common.h"
15 #include "pinctrl-mtk-mt8167.h"
18 /* 0E4E8SR 4/8/12/16 */
20 /* 0E2E4SR 2/4/6/8 */
21 MTK_DRV_GRP(2, 8, 1, 2, 2),
22 /* E8E4E2 2/4/6/8/10/12/14/16 */
36 MTK_PIN_DRV_GRP(8, 0xd00, 4, 0),
40 MTK_PIN_DRV_GRP(11, 0xd00, 8, 0),
[all …]
/openbmc/linux/sound/soc/codecs/
H A Drt5677.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * rt5677.h -- RT5677 ALSA SoC audio driver
20 /* I/O - Output */
22 /* I/O - Input */
25 /* I/O - SLIMBus */
31 /* I/O - ADC/DAC */
43 /* Mixer - D-D */
60 /* Mixer - PDM */
116 /* Format - ADC/DAC */
124 /* Function - Analog */
[all …]
H A Drt5640.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * rt5640.h -- RT5640 ALSA SoC audio driver
15 #include <dt-bindings/sound/rt5640.h>
22 /* I/O - Output */
27 /* I/O - Input */
31 /* I/O - ADC/DAC/DMIC */
38 /* Mixer - D-D */
48 /* Mixer - ADC */
53 /* Mixer - DAC */
78 /* Format - ADC/DAC */
[all …]
H A Drt5651.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * rt5651.h -- RT5651 ALSA SoC audio driver
12 #include <dt-bindings/sound/rt5651.h>
19 /* I/O - Output */
23 /* I/O - Input */
28 /* I/O - ADC/DAC/DMIC */
35 /* Mixer - D-D */
48 /* Mixer - ADC */
53 /* Mixer - DAC */
72 /* Format - ADC/DAC */
[all …]
H A Drt5682s.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * rt5682s.h -- RT5682I-VS ALSA SoC audio driver
17 #include <linux/clk-provider.h>
25 /* I/O - Output */
33 /* I/O - Input */
44 /* I/O - ADC/DAC/DMIC */
50 /* Mixer - D-D */
57 /* Mixer - ADC */
84 /* Format - ADC/DAC */
91 /* Format - TDM Control */
[all …]
/openbmc/linux/lib/crypto/
H A Dchacha.c1 // SPDX-License-Identifier: GPL-2.0-or-later
21 WARN_ON_ONCE(nrounds != 20 && nrounds != 12); in chacha_permute()
24 x[0] += x[4]; x[12] = rol32(x[12] ^ x[0], 16); in chacha_permute()
29 x[8] += x[12]; x[4] = rol32(x[4] ^ x[8], 12); in chacha_permute()
30 x[9] += x[13]; x[5] = rol32(x[5] ^ x[9], 12); in chacha_permute()
31 x[10] += x[14]; x[6] = rol32(x[6] ^ x[10], 12); in chacha_permute()
32 x[11] += x[15]; x[7] = rol32(x[7] ^ x[11], 12); in chacha_permute()
34 x[0] += x[4]; x[12] = rol32(x[12] ^ x[0], 8); in chacha_permute()
35 x[1] += x[5]; x[13] = rol32(x[13] ^ x[1], 8); in chacha_permute()
36 x[2] += x[6]; x[14] = rol32(x[14] ^ x[2], 8); in chacha_permute()
[all …]
/openbmc/linux/arch/x86/math-emu/
H A Dmul_Xsig.S1 /* SPDX-License-Identifier: GPL-2.0 */
2 /*---------------------------------------------------------------------------+
5 | Multiply a 12 byte fixed point number by another fixed point number. |
9 | Australia. E-mail billm@jacobi.maths.monash.edu.au |
21 +---------------------------------------------------------------------------*/
38 movl %eax,-4(%ebp)
39 movl %eax,-8(%ebp)
43 movl %edx,-12(%ebp)
47 addl %eax,-12(%ebp)
48 adcl %edx,-8(%ebp)
[all …]
/openbmc/u-boot/drivers/sound/
H A Drt5677.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * rt5677.h -- RealTek ALC5677 ALSA SoC Audio driver
27 /* I/O - Output */
29 /* I/O - Input */
32 /* I/O - SLIMBus */
38 /* I/O - ADC/DAC */
50 /* Mixer - D-D */
67 /* Mixer - PDM */
123 /* Format - ADC/DAC */
131 /* Function - Analog */
[all …]
/openbmc/u-boot/board/freescale/b4860qds/
H A Db4860qds_crossbar_con.h1 /* SPDX-License-Identifier: GPL-2.0+ */
9 #define NUM_CON_VSC3316 8
12 static const int8_t vsc16_tx_amc[8][2] = { {15, 3}, {0, 2}, {7, 4}, {9, 10},
13 {5, 11}, {4, 5}, {2, 6}, {12, 9} };
15 static int8_t vsc16_tx_sfp[8][2] = { {15, 7}, {0, 1}, {7, 8}, {9, 0},
16 {-1, -1}, {-1, -1}, {-1, -1}, {-1, -1} };
18 static int8_t vsc16_tx_4sfp_sgmii_12_56[8][2] = { {15, 7}, {0, 1},
19 {7, 8}, {9, 0}, {2, 14}, {12, 15},
20 {-1, -1}, {-1, -1} };
22 static const int8_t vsc16_tx_4sfp_sgmii_34[8][2] = { {15, 7}, {0, 1},
[all …]

12345678910>>...48