Home
last modified time | relevance | path

Searched +full:6 +full:x9 (Results 1 – 25 of 1013) sorted by relevance

12345678910>>...41

/openbmc/qemu/tests/tcg/i386/
H A Dtest-i386-fyl2x.c42 …{ 0x2.c18975d92e49e91p+10120L, 0x5.6a0ac0f801b69198p+9064L, 0xd.60fe44e0b41da9dp+9076L, 0xd.60fe44…
43 …{ 0x9.0950fb020f8be81p-11076L, -0x4.69649643801fe8p+14796L, 0xb.ed1e14ac1ee3159p+14808L, 0xb.ed1e1…
44 …{ 0x9.cbe5ac9e09f4815p+8052L, -0x1.068c69d5c31cc18ap+8068L, -0x2.04558d1bf9a219b4p+8080L, -0x2.045…
51 …{ 0x1.11caeb05f30a55a2p-5048L, 0xa.6b25eb8a8fc7c1fp+6868L, -0xc.d6fd12efe012db1p+6880L, -0xc.d6fd1…
52 …{ 0x3.c980e98228764804p-5832L, 0x9.5de74e6eb71dccfp+1992L, -0xd.5513ed4865b07fep+2004L, -0xd.5513e…
59 …{ 0x4.6b0173e789f64bd8p-960L, -0x2.140353c78ded1788p+8748L, 0x7.c6982a68b41c327p+8756L, 0x7.c6982a…
61 …{ 0x9.cafbcd348517675p+784L, 0x4.148eb9b190272998p-1420L, 0xc.8c638141b3c6b91p-1412L, 0xc.8c638141…
62 …{ 0x4.6a571cdc489d4a9p-12352L, -0x8.a8aa4198b0c3207p+7748L, 0x1.a1b789910f110f64p+7764L, 0x1.a1b78…
65 …{ 0x9.b624ea7f57aab0ap-8780L, -0x2.5e13b5ceb995397p-6416L, 0x5.12ac8402317cf408p-6404L, 0x5.12ac84…
66 …{ 0x7.6d8427638b963b58p+12536L, 0x4.021f2d6df523df5p-14208L, 0xc.4537f396f309b57p-14196L, 0xc.4537…
[all …]
H A Dtest-i386-fyl2xp1.c35 …{ -0x2.d60110be2e4f812p-4L, 0x9.d61827e646421b3p-11580L, -0x2.c4c3e84b6c7366c8p-11580L, -0x2.c4c3e…
37 …{ -0x2.a675c1a9bd30047cp-4L, 0x7.6eae536d8312ebb8p+364L, -0x1.f116f2eaf6acba9ep+364L, -0x1.f116f2e…
40 …{ 0x3.e104f8db9c02bf08p-4L, -0x9.7b905723db3fe54p+10116L, -0x2.f83eb6c0529e814p+10116L, -0x2.f83eb…
44 …{ 0x3.005497260bfe3efcp-4L, 0x2.70b5fc4ea650b9d4p+13164L, 0x9.af1b9b78be96p+13160L, 0x9.af1b9b78be…
46 …{ 0x5.0312793de5c8af88p-8L, -0x1.4d64bd7151f8f83ep+13040L, -0x9.53672f561e11e6dp+13032L, -0x9.5367…
47 …{ -0x4.6fd8156d1cd1594p-4L, 0x1.2bbce9cdd6e3b99ep+2372L, -0x8.c70a26daa3a50c9p+2368L, -0x8.c70a26d…
50 …{ 0x2.6770b5d4fbdb93ap-4L, 0x2.d0747a0fc160c9d8p-680L, 0x9.17f6580ba6d8d8fp-684L, 0x9.17f6580ba6d8…
53 …{ -0x9.d14aa8cda67cd5p-80L, 0x2.3ff156f07699390cp+1860L, -0x1.fdd7e7674c238f56p+1784L, -0x1.fdd7e7…
63 …{ -0x4.6551f788f1588b28p-4L, -0x7.69f3a55b24a9777p+428L, 0x3.6f8dc0f3c3d2cf44p+428L, 0x3.6f8dc0f3c…
75 …{ -0x9.5d0b284b6a68ac4p-184L, -0x3.68104ae46b7bcf6p+12464L, 0x2.e045d02aa9b47858p+12284L, 0x2.e045…
[all …]
H A Dtest-i386-f2xm1.c20 { 0xa.ab48f9ef732f5c4p-4L, 0x9.66acd7d4b7cf015p-4L, 0x9.66acd7d4b7cf016p-4L },
41 { -0x9.6eacf3012c77e7p-4L, -0x5.5df25bc91430e81p-4L, -0x5.5df25bc91430e808p-4L },
46 { 0xa.9942e7418052b4bp-4L, 0x9.52df2bbafc3218bp-4L, 0x9.52df2bbafc3218cp-4L },
50 { 0xa.8fc7c1f2a46626cp-4L, 0x9.487a90c858224c9p-4L, 0x9.487a90c858224cap-4L },
53 { -0x9.d20d0f7fc98548p-4L, -0x5.8b571e52bd288448p-4L, -0x5.8b571e52bd28844p-4L },
56 { 0xa.edffe301db8be0bp-4L, 0x9.b08144d0a85602p-4L, 0x9.b08144d0a856021p-4L },
70 { 0xb.204e5335e697f73p-4L, 0x9.e8bb034ff53dc6p-4L, 0x9.e8bb034ff53dc61p-4L },
76 { 0x9.9b8e544f05c6de4p-8L, 0x6.bf33cd9ab91f6d28p-8L, 0x6.bf33cd9ab91f6d3p-8L },
78 { 0xa.e654e5ca1c1d1fbp-4L, 0x9.a7fa0d5fa5d62cbp-4L, 0x9.a7fa0d5fa5d62ccp-4L },
84 { 0x9.4ae3410622cd598p-4L, 0x7.ee3a22f81622643p-4L, 0x7.ee3a22f816226438p-4L },
[all …]
H A Dtest-i386-fpatan.c44 …{ 0x5.51ee0c58f7fbf45p-4L, -0x3.a11abadbd605d354p-4L, -0x9.942ec5a1e6d706ap-4L, -0x9.942ec5a1e6d70…
56 …{ -0x1.838e5531eee660a2p+100L, -0x9.6eacf3012c77e7p-4L, -0x3.243f6a8885a308d4p+0L, -0x3.243f6a8885…
59 …{ 0xa.9942e7418052b4bp-4L, -0x5.4f4efad2aff4f76p-4L, -0x7.6e5556d70c57ac08p-4L, -0x7.6e5556d70c57a…
62 …{ 0x7.5b8ee6778ad1d64p-4L, 0x9.d20d0f7fc98548p-4L, 0xe.d84441fe9061ea4p-4L, 0xe.d84441fe9061ea5p-4…
74 …{ 0x9.9b8e544f05c6de4p-8L, -0x7.abd5585035c4696p-4L, -0x1.7e2035d4e6006922p+0L, -0x1.7e2035d4e6006…
78 …{ -0x4.a571a0831166accp+14352L, -0x9.b8fe7ab721fb04cp-4L, -0x3.243f6a8885a308d4p+0L, -0x3.243f6a88…
86 …{ 0xb.83be497f42b1776p-8L, -0xb.6c13349b9671c7bp-4L, -0x1.8204013b36ec0acp+0L, -0x1.8204013b36ec0a…
99 …{ -0x4.5d25a7f57110a158p+268L, -0x2.6c4fbdad444416d8p-4L, -0x3.243f6a8885a308d4p+0L, -0x3.243f6a88…
109 …{ 0xf.ce2fc60abd9a47cp-4L, 0x9.e8a3a1c0f885e07p-4L, 0x8.f5ad0c8c16696eap-4L, 0x8.f5ad0c8c16696ebp-…
121 …{ -0x1.6be25f7b2bbfc3p-4L, -0xf.e1c7160797d7709p-4L, -0x1.a8f98c5e679f44fep+0L, -0x1.a8f98c5e679f4…
[all …]
/openbmc/linux/arch/arm/boot/dts/microchip/
H A Dat91-natte.dtsi33 io-channels = <&adc 6>;
69 reg = <0x9>;
85 reg = <0x9>;
101 reg = <0x9>;
117 reg = <0x9>;
133 reg = <0x9>;
149 reg = <0x9>;
158 i2c@6 {
159 reg = <6>;
165 reg = <0x9>;
[all …]
/openbmc/linux/Documentation/input/devices/
H A Dalps.rst8 ALPS touchpads, called versions 1, 2, 3, 4, 5, 6, 7 and 8.
109 byte 0: 1 0 0 0 1 x9 x8 x7
123 byte 2: 0 x10 x9 x8 x7 ? fin ges
141 byte 2: 0 x10 x9 x8 x7 0 fin ges
145 byte 6: 0 y9 y8 y7 1 m r l
164 byte 1: 0 x10 x9 x8 x7 x6 x5 x4
183 byte 4: 0 x14 x13 x12 x11 x10 x9 y0
208 byte 1: 0 x10 x9 x8 x7 x6 x5 x4
213 byte 6: bitmap data (described below)
217 required to construct a complete bitmap packet. Once assembled, the 6-byte
[all …]
H A Delantech.rst24 5.2 Native absolute mode 6 byte packet format
28 6. Hardware version 3
30 6.2 Native absolute mode 6 byte packet format
35 7.2 Native absolute mode 6 byte packet format
41 8.2 Native relative mode 6 byte packet format
52 packet. Version 2 seems to be introduced with the EeePC and uses 6 bytes
54 and width of the touch. Hardware version 3 uses 6 bytes per packet (and
55 for 2 fingers the concatenation of two 6 bytes packets) and allows tracking
56 of up to 3 fingers. Hardware version 4 uses 6 bytes per packet, and can
61 separate packet format. It is also 6 bytes per packet.
[all …]
/openbmc/u-boot/arch/arm/cpu/armv8/
H A Dpsci.S132 /* Caller must put PSCI function-ID table base in x9 */
135 1: ldr x10, [x9] /* Load PSCI function table */
141 add x9, x9, #8 /* If not match, try next entry */
163 adr x9, _psci_32_table
168 ubfx x9, x0, #30, #1
169 cbz x9, handle_smc32
172 ldr x9, =0xC400001F
173 cmp x0, x9
175 ldr x9, =0xC4000000
176 cmp x0, x9
[all …]
H A Dfwcall.c30 "ldr x6, %6\n" in hvc_call()
40 "m" (args->regs[6]), "m" (args->regs[7]) in hvc_call()
42 "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15", in hvc_call()
64 "ldr x6, %6\n" in smc_call()
73 "m" (args->regs[6]) in smc_call()
75 "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15", in smc_call()
/openbmc/linux/arch/arm/crypto/
H A Dchacha-scalar-core.S14 * (x8, x9) to the stack and swap them out with (x10, x11). This adds one
38 X9_X11 .req r9 // shared by x9 and x11
54 #if __LINUX_ARM_ARCH__ >= 6
63 #if __LINUX_ARM_ARCH__ >= 6
106 // quarterrounds: (x0, x4, x8, x12) and (x1, x5, x9, x13)
109 // save (x8, x9); restore (x10, x11)
124 // save (x10, x11); restore (x8, x9)
128 // quarterrounds: (x2, x7, x8, x13) and (x3, x4, x9, x14)
144 // Registers contain x0-x9,x12-x15.
151 // Registers contain x0-x9,x12-x15.
[all …]
/openbmc/linux/lib/crypto/
H A Dcurve25519-fiat32.c42 h[1] = (a0>>26) | ((a1&((1<<19)-1))<< 6); /* (32-26) + 19 = 6+19 = 25 */ in fe_frombytes_impl()
44 h[3] = (a2>>13) | ((a3&((1<< 6)-1))<<19); /* (32-13) + 6 = 19+ 6 = 25 */ in fe_frombytes_impl()
45 h[4] = (a3>> 6); /* (32- 6) = 26 */ in fe_frombytes_impl()
47 h[6] = (a4>>25) | ((a5&((1<<19)-1))<< 7); /* (32-25) + 19 = 7+19 = 26 */ in fe_frombytes_impl()
49 h[8] = (a6>>12) | ((a7&((1<< 6)-1))<<20); /* (32-12) + 6 = 20+ 6 = 26 */ in fe_frombytes_impl()
50 h[9] = (a7>> 6)&((1<<25)-1); /* 25 */ in fe_frombytes_impl()
113 { const u32 x14 = in1[6]; in fe_freeze()
157 out[6] = x76; in fe_freeze()
172 s[4] = h[1] >> 6; in fe_tobytes()
174 s[6] = (h[1] >> 22) | (h[2] << 3); in fe_tobytes()
[all …]
/openbmc/u-boot/arch/arm/include/asm/arch-mxs/
H A Dregs-timrot.h90 #define TIMROT_ROTCTRL_SELECT_B_ROTARYA (0x9 << 4)
112 #define TIMROT_ROTCTRL_SELECT_A_ROTARYA 0x9
126 #define TIMROT_TIMCTRLn_RELOAD (1 << 6)
145 #define TIMROT_TIMCTRLn_SELECT_8KHZ_XTAL 0x9
153 #define TIMROT_TIMCTRLn_SELECT_ROTARYA 0x9
195 #define TIMROT_TIMCTRL3_TEST_SIGNAL_8KHZ_XTAL (0x9 << 16)
203 #define TIMROT_TIMCTRL3_TEST_SIGNAL_ROTARYA (0x9 << 16)
223 #define TIMROT_TIMCTRL3_RELOAD (1 << 6)
241 #define TIMROT_TIMCTRL3_SELECT_8KHZ_XTAL 0x9
/openbmc/linux/drivers/hwmon/
H A Dhwmon-vid.c41 * These CPU models (K8 revision >= F) have 6 VID pins. See also:
183 * In theory, all NPT family 0Fh processors have 6 VID pins and should
185 * 6th VID pin because it is never needed. So we use the 5 VID pin
202 {X86_VENDOR_INTEL, 0x6, 0x9, 0x9, ANY, 13}, /* Pentium M (130 nm) */
217 {X86_VENDOR_CENTAUR, 0x6, 0x9, 0x9, 0x7, 85}, /* Nehemiah */
218 {X86_VENDOR_CENTAUR, 0x6, 0x9, 0x9, ANY, 17}, /* C3-M, Eden-N */
230 * 7-bit VID), 13 (Pentium M 6-bit VID) or 131 (Pentium M 6-bit VID
253 6, brands[brand]); in get_via_model_d_vrm()
280 if (c->x86 < 6) /* Any CPU with family lower than 6 */ in vid_which_vrm()
/openbmc/linux/drivers/extcon/
H A Dextcon-sm5502.h93 #define SM5504_REG_CONTROL_USBCHDEN_SHIFT 6
105 #define SM5502_REG_INTM1_OCP_EVENT_SHIFT 6
135 #define SM5504_REG_INTM1_ADC_CHG_SHIFT 6
149 #define SM5504_REG_INTM2_OCP_EVENT_SHIFT 6
173 #define TIMING_KEY_PRESS_1000MS 0x9
185 #define TIMING_ADC_DET_800MS 0x9
200 #define TIMING_SW_WAIT_190MS 0x9
213 #define TIMING_LONG_KEY_1200MS 0x9
224 #define SM5502_REG_DEV_TYPE1_DEDICATED_CHG_SHIFT 6
244 #define SM5502_REG_DEV_TYPE2_AV_CABLE_SHIFT 6
[all …]
/openbmc/u-boot/arch/arm/lib/
H A Dcrt0_64.S58 * 6. For U-Boot proper (not SPL), some CPUs have some work left to do
106 ldr x9, _TEXT_BASE /* x9 <- Linked value of _start */
107 sub x9, x9, x0 /* x9 <- Run-vs-link offset */
108 add lr, lr, x9
111 ldr x9, [x18, #GD_RELOC_OFF] /* x9 <- gd->reloc_off */
112 add lr, lr, x9 /* new return address after relocation */
/openbmc/u-boot/board/imgtec/ci20/
H A Dci20.c23 u8 mac[6];
109 writel(0x9, gpio_regs + GPIO_PXINTC(5)); in ci20_mux_uart()
110 writel(0x9, gpio_regs + GPIO_PXMASKC(5)); in ci20_mux_uart()
111 writel(0x9, gpio_regs + GPIO_PXPAT1C(5)); in ci20_mux_uart()
112 writel(0x9, gpio_regs + GPIO_PXPAT0C(5)); in ci20_mux_uart()
113 writel(0x9, gpio_regs + GPIO_PXPENC(5)); in ci20_mux_uart()
264 (6 << DDRC_TIMING1_TWR_BIT) | (5 << DDRC_TIMING1_TWL_BIT),
267 (6 << DDRC_TIMING2_TRCD_BIT) | (6 << DDRC_TIMING2_TRL_BIT),
270 (6 << DDRC_TIMING3_TRP_BIT) | (4 << DDRC_TIMING3_TRRD_BIT) |
308 (6 << DDRC_TIMING1_TWR_BIT) | (5 << DDRC_TIMING1_TWL_BIT),
[all …]
/openbmc/qemu/tests/unit/
H A Dtest-fifo.c25 uint8_t data_in2[] = { 0x5, 0x6, 0x7, 0x8, 0x9, 0xa }; in test_fifo8_pop_bufptr_wrap()
52 * FIFO: [ 9 a 3 4 5 6 7 8 ] in test_fifo8_pop_bufptr_wrap()
57 * FIFO: [ 9 a 3 4 5 6 7 8 ] in test_fifo8_pop_bufptr_wrap()
58 * buf --^ count = 6 in test_fifo8_pop_bufptr_wrap()
60 g_assert(count == 6); in test_fifo8_pop_bufptr_wrap()
103 uint8_t data_in2[] = { 0x5, 0x6, 0x7, 0x8, 0x9, 0xa }; in test_fifo8_peek_bufptr_wrap()
138 * FIFO: { 9 a 3 4 5 6 7 8 } in test_fifo8_peek_bufptr_wrap()
144 * FIFO: { 9 a 3 4 5 6 7 8 } in test_fifo8_peek_bufptr_wrap()
145 * buf: [ 3 4 5 6 7 8 ] count = 6 in test_fifo8_peek_bufptr_wrap()
147 g_assert(count == 6); in test_fifo8_peek_bufptr_wrap()
[all …]
/openbmc/linux/arch/powerpc/boot/dts/fsl/
H A Dp2020ds.dtsi128 nand@6,0 {
220 0x8800 0x0 0x0 0x1 &i8259 0x9 0x2
224 0x8900 0x0 0x0 0x1 &i8259 0x9 0x2
228 0x8a00 0x0 0x0 0x1 &i8259 0x9 0x2
232 0x8b00 0x0 0x0 0x1 &i8259 0x9 0x2
236 0x8c00 0x0 0x0 0x1 &i8259 0x9 0x2
240 0x8d00 0x0 0x0 0x1 &i8259 0x9 0x2
243 // IDSEL 0x11 func 6 - PCI slot 1
244 0x8e00 0x0 0x0 0x1 &i8259 0x9 0x2
248 0x8f00 0x0 0x0 0x1 &i8259 0x9 0x2
/openbmc/linux/include/linux/mfd/
H A Dda8xx-cfgchip.h37 #define CFGCHIP1_CAP2SRC_EMAC_C0_TX CFGCHIP1_CAP2SRC(0x9)
54 #define CFGCHIP1_CAP1SRC_EMAC_C0_TX CFGCHIP1_CAP1SRC(0x9)
71 #define CFGCHIP1_CAP0SRC_EMAC_C0_TX CFGCHIP1_CAP0SRC(0x9)
117 #define CFGCHIP2_PHY_PLLON BIT(6)
130 #define CFGCHIP2_REFFREQ_40MHZ CFGCHIP2_REFFREQ(0x9)
134 #define CFGCHIP3_UPP_TX_CLKSRC BIT(6)
/openbmc/qemu/pc-bios/keymaps/
H A Dsv30 6 0x7
32 8 0x9
199 # 6
205 parenleft 0x9 shift
206 bracketleft 0x9 altgr
/openbmc/linux/drivers/clk/mmp/
H A Dclk-of-pxa168.c233 …{0, "dfc_mux", dfc_parent_names, ARRAY_SIZE(dfc_parent_names), CLK_SET_RATE_PARENT, APMU_DFC, 6, 1…
234 …{0, "sdh0_mux", sdh_parent_names, ARRAY_SIZE(sdh_parent_names), CLK_SET_RATE_PARENT, APMU_SDH0, 6,…
235 …{0, "sdh1_mux", sdh_parent_names, ARRAY_SIZE(sdh_parent_names), CLK_SET_RATE_PARENT, APMU_SDH1, 6,…
236 …{0, "sdh2_mux", sdh_parent_names, ARRAY_SIZE(sdh_parent_names), CLK_SET_RATE_PARENT, APMU_SDH2, 6,…
237 …{0, "sdh3_mux", sdh_parent_names, ARRAY_SIZE(sdh_parent_names), CLK_SET_RATE_PARENT, APMU_SDH3, 6,…
238 …arent_names, ARRAY_SIZE(disp_parent_names), CLK_SET_RATE_PARENT, APMU_DISP0, 6, 1, 0, &disp0_lock},
239 …arent_names, ARRAY_SIZE(ccic_parent_names), CLK_SET_RATE_PARENT, APMU_CCIC0, 6, 1, 0, &ccic0_lock},
249 {PXA168_CLK_USB, "usb_clk", "usb_pll", 0, APMU_USB, 0x9, 0x9, 0x0, 0, &usb_lock},
256 …{PXA168_CLK_SDH01_AXI, "sdh01_axi_clk", NULL, CLK_SET_RATE_PARENT, APMU_SDH0, 0x9, 0x9, 0x0, 0, &s…
257 …{PXA168_CLK_SDH23_AXI, "sdh23_axi_clk", NULL, CLK_SET_RATE_PARENT, APMU_SDH2, 0x9, 0x9, 0x0, 0, &s…
/openbmc/linux/arch/arm64/crypto/
H A Dpoly1305-armv8.pl330 str w14,[$ctx,#16*6] // s3
474 ldp x9,x13,[$inp,#48]
484 rev x9,x9
488 and x5,x9,#0x03ffffff
490 ubfx x7,x9,#26,#26
493 extr x9,x13,x9,#52
497 and x9,x9,#0x03ffffff
502 add x8,x8,x9,lsl#32 // bfi x8,x9,#32,#32
511 ldp x9,x13,[$inp],#48
520 rev x9,x9
[all …]
/openbmc/qemu/include/hw/i2c/
H A Dpnv_i2c_regs.h22 #define I2C_CMD_INTR_STEERING PPC_BITMASK(6, 7) /* P9 */
47 * NB: The function of 0x9 and 0xa changes depending on whether you're reading
55 #define I2C_INTR_RAW_COND_REG 0x9 /* read */
56 #define I2C_INTR_MASK_OR_REG 0x9 /* write*/
88 #define I2C_STAT_DATA_REQ PPC_BIT(6)
/openbmc/linux/arch/arm64/kvm/hyp/nvhe/
H A Dhost.S29 stp x6, x7, [x0, #CPU_XREG_OFFSET(6)]
30 stp x8, x9, [x0, #CPU_XREG_OFFSET(8)]
81 ldp x6, x7, [x29, #CPU_XREG_OFFSET(6)]
85 ldp x8, x9, [x29, #CPU_XREG_OFFSET(8)]
279 ldp x6, x7, [x18, #CPU_XREG_OFFSET(6)]
280 ldp x8, x9, [x18, #CPU_XREG_OFFSET(8)]
291 stp x6, x7, [x18, #CPU_XREG_OFFSET(6)]
292 stp x8, x9, [x18, #CPU_XREG_OFFSET(8)]
/openbmc/linux/arch/arm64/lib/
H A Dkasan_sw_tags.S45 stp x6, x7, [sp, #8 * 6]
46 stp x8, x9, [sp, #8 * 8]
60 ldp x6, x7, [sp, #8 * 6]
61 ldp x8, x9, [sp, #8 * 8]

12345678910>>...41