Home
last modified time | relevance | path

Searched +full:3 +full:gbps (Results 1 – 25 of 190) sorted by relevance

12345678

/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dapm-xgene-phy.txt1 * APM X-Gene 15Gbps Multi-purpose PHY nodes
3 PHY nodes are defined to describe on-chip 15Gbps Multi-purpose PHY. Each
11 1 (SGMII), 2 (PCIe), 3 (USB), and 4 (XFI).
19 Two set of 3-tuple setting for each (up to 3)
25 Two set of 3-tuple setting for each (up to 3)
27 - apm,tx-boost-gain : Frequency boost AC (LSB 3-bit) and DC (2-bit)
28 gain control. Two set of 3-tuple setting for each
29 (up to 3) supported link speed on the host. Range is
30 between 0 to 31 in unit of dB. Default is 3.
31 - apm,tx-amplitude : Amplitude control. Two set of 3-tuple setting for
[all …]
/openbmc/linux/drivers/scsi/mvsas/
H A Dmv_94xx.h72 /* ports 1-3 follow after this */
79 /* ports 1-3 follow after this */
84 /* ports 1-3 follow after this */
91 /* phys 1-3 follow after this */
94 /* phys 1-3 follow after this */
123 VSR_PHY_MODE11 = 0x0B * 4, /* Event Counter 3 */
144 MVS_IRQ_COM_IN_I2O_IOP3 = (1 << 3),
180 * bit 2: 6Gbps support
181 * bit 1: 3Gbps support
182 * bit 0: 1.5Gbps support
[all …]
/openbmc/u-boot/arch/arm/cpu/armv8/fsl-layerscape/doc/
H A DREADME.soc5 3. LS2080A
15 processor cores with datapath acceleration optimized for L2/3 packet
59 LS1088A is compliant with the Layerscape Chassis Generation 3.
72 - 3 PCIe3.0 , 1 SATA3.0, 2 USB3.0, 1 SDXC, 2 DUARTs etc
101 - Cryptography acceleration (SEC) at up to 10 Gbps
102 - RegEx pattern matching acceleration (PME) at up to 10 Gbps
103 - Decompression/compression acceleration (DCE) at up to 20 Gbps
104 - Accelerated I/O processing (AIOP) at up to 20 Gbps
108 - Up to eight 10 Gbps Ethernet MACs
109 - Up to eight 1 / 2.5 Gbps Ethernet MACs
[all …]
/openbmc/linux/Documentation/devicetree/bindings/media/i2c/
H A Dmaxim,max96712.yaml21 Each GMSL2 serial link operates at a fixed rate of 3Gbps or 6Gbps in the
23 MAX96712 can be paired with first-generation 3.12Gbps or 1.5Gbps GMSL1
24 serializers or operate up to 3.12Gbps with GMSL2 serializers in GMSL1 mode.
52 port@3:
54 description: GMSL Input 3
112 data-lanes = <1 2 3 4>;
/openbmc/linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu11_driver_if_arcturus.h59 #define FEATURE_DPM_SOCCLK_BIT 3
190 #define THROTTLER_TEMP_MEM_BIT 3
215 #define WORKLOAD_PPLIB_COMPUTE_BIT 3
312 uint8_t Padding[3];
429 XGMI_LINK_RATE_2 = 2, // 2Gbps
430 XGMI_LINK_RATE_4 = 4, // 4Gbps
431 XGMI_LINK_RATE_8 = 8, // 8Gbps
432 XGMI_LINK_RATE_12 = 12, // 12Gbps
433 XGMI_LINK_RATE_16 = 16, // 16Gbps
434 XGMI_LINK_RATE_17 = 17, // 17Gbps
[all …]
H A Dsmu11_driver_if_sienna_cichlid.h79 #define FEATURE_DPM_UCLK_BIT 3
198 #define THROTTLER_TEMP_MEM_BIT 3
222 #define FW_DSTATE_MP0_DS_BIT 3
524 XGMI_LINK_RATE_2 = 2, // 2Gbps
525 XGMI_LINK_RATE_4 = 4, // 4Gbps
526 XGMI_LINK_RATE_8 = 8, // 8Gbps
527 XGMI_LINK_RATE_12 = 12, // 12Gbps
528 XGMI_LINK_RATE_16 = 16, // 16Gbps
529 XGMI_LINK_RATE_17 = 17, // 17Gbps
530 XGMI_LINK_RATE_18 = 18, // 18Gbps
[all …]
/openbmc/linux/drivers/net/ethernet/ezchip/
H A Dnps_enet.h59 /* Gbps Eth MAC Configuration 0 register masks and shifts */
67 #define CFG_0_TX_PAD_EN_SHIFT 3
93 /* Gbps Eth MAC Configuration 1 register masks and shifts */
103 /* Gbps Eth MAC Configuration 2 register masks and shifts */
119 /* Gbps Eth MAC Configuration 3 register masks and shifts */
127 #define CFG_3_REDIRECT_CBFC_SEL_SHIFT 3
/openbmc/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc_dp_types.h50 LINK_RATE_LOW = 0x06, // Rate_1 (RBR) - 1.62 Gbps/Lane
51 LINK_RATE_RATE_2 = 0x08, // Rate_2 - 2.16 Gbps/Lane
52 LINK_RATE_RATE_3 = 0x09, // Rate_3 - 2.43 Gbps/Lane
53 LINK_RATE_HIGH = 0x0A, // Rate_4 (HBR) - 2.70 Gbps/Lane
54 LINK_RATE_RBR2 = 0x0C, // Rate_5 (RBR2) - 3.24 Gbps/Lane
55 LINK_RATE_RATE_6 = 0x10, // Rate_6 - 4.32 Gbps/Lane
56 LINK_RATE_HIGH2 = 0x14, // Rate_7 (HBR2) - 5.40 Gbps/Lane
57 LINK_RATE_RATE_8 = 0x19, // Rate_8 - 6.75 Gbps/Lane
58 LINK_RATE_HIGH3 = 0x1E, // Rate_9 (HBR3) - 8.10 Gbps/Lane
62 LINK_RATE_UHBR10 = 1000, // UHBR10 - 10.0 Gbps/Lane
[all …]
/openbmc/u-boot/board/freescale/t208xqds/
H A DREADME15 - One 32-/64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving
19 - Up to four 10 Gbps Ethernet MACs
20 - Up to eight 1 Gbps Ethernet MACs
21 - Up to four 2.5 Gbps Ethernet MACs
57 - Two 1Gbps RGMII on-board ports
58 - Four 10Gbps XFI on-board cages
59 - 1Gbps/2.5Gbps SGMII Riser card
60 - 10Gbps XAUI Riser card
114 1/2/5/6/9/10 are available for 1G-KX, MAC 3/4 run in RGMII mode. To set a
128 0xF_F802_0000 0xF_F802_FFFF PCI Express 3 I/O Space 64KB
[all …]
/openbmc/u-boot/drivers/video/meson/
H A Dmeson_dw_hdmi.c224 /* 5.94Gbps, 3.7125Gbps */ in meson_dw_hdmi_phy_setup_mode()
228 /* 2.97Gbps */ in meson_dw_hdmi_phy_setup_mode()
232 /* 1.485Gbps */ in meson_dw_hdmi_phy_setup_mode()
242 /* 5.94Gbps, 3.7125Gbps */ in meson_dw_hdmi_phy_setup_mode()
246 /* 2.97Gbps */ in meson_dw_hdmi_phy_setup_mode()
250 /* 1.485Gbps, and below */ in meson_dw_hdmi_phy_setup_mode()
306 /* Reset PHY 3 times in a row */ in meson_dw_hdmi_phy_init()
/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/
H A Dsch_red_core.sh3 # This test sends a >1Gbps stream of traffic from H1, to the switch, which
4 # forwards it to a 1Gbps port. This 1Gbps stream is then looped back to the
5 # switch and forwarded to the port under test $swp3, which is also 1Gbps.
35 # | >1Gbps |
60 # | | | 1Gbps
138 # 1Gbps.
153 host_create $h3 3
287 ping_test $h1.10 $(ipaddr 3 10) " from host 1, vlan 10"
288 ping_test $h1.11 $(ipaddr 3 11) " from host 1, vlan 11"
289 ping_test $h2.10 $(ipaddr 3 10) " from host 2, vlan 10"
[all …]
H A Dqos_mc_aware.sh39 # | >1Gbps | | >1Gbps |
48 # | | 1Gbps bottleneck |
132 tc qdisc replace dev $swp3 root handle 3: tbf rate 1gbit \
134 tc qdisc replace dev $swp3 parent 3:3 handle 33: \
178 tc qdisc del dev $swp3 parent 3:3 handle 33:
179 tc qdisc del dev $swp3 root handle 3:
267 # degradation on 1Gbps link.
H A Dqos_ets_strict.sh24 # | >1Gbps | | >1Gbps |
33 # | | 1Gbps bottleneck |
119 lldptool -T -i $swp3 -V ETS-CFG up2tc=0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7
124 )"3:strict,"$(
204 lldptool -T -i $swp3 -V ETS-CFG up2tc=0:0,1:0,2:0,3:0,4:0,5:0,6:0,7:0
/openbmc/u-boot/arch/arm/mach-mvebu/serdes/axp/
H A Dhigh_speed_env_spec.h29 PEX_BUS_MODE_X8 = 3
58 * SATA 1.5 G 3 G
59 * SGMII 1.25 Gbps 3.125 Gbps
70 {0, 1, -1 , 2, -1, -1, -1, -1, 3}, /* Lane 2 */ \
71 {0, 1, -1 , -1, 2, -1, -1, 3, -1}, /* Lane 3 */ \
72 {0, 1, 2 , -1, -1, 3, -1, -1, 4}, /* Lane 4 */ \
73 {0, 1, 2 , -1, 3, -1, -1, 4, -1}, /* Lane 5 */ \
74 {0, 1, 2 , 4, -1, 3, -1, -1, -1}, /* Lane 6 */ \
75 {0, 1, -1 , 2, -1, -1, 3, -1, 4}, /* Lane 7*/ \
/openbmc/u-boot/board/freescale/t208xrdb/
H A DREADME15 - One 32-/64-bit DDR3/3L SDRAM memory controllers with ECC and interleaving
19 - Up to four 10 Gbps Ethernet MACs
20 - Up to eight 1 Gbps Ethernet MACs
21 - Up to four 2.5 Gbps Ethernet MACs
60 - Two on-board 10Gbps XFI fiber ports
61 - Two on-board 10Gbps Base-T copper ports
93 0xF_F802_0000 0xF_F802_FFFF PCI Express 3 I/O Space 64KB
101 0xC_3000_0000 0xC_3FFF_FFFF PCI Express 3 Mem Space 256MB
175 3. SPI Boot:
/openbmc/linux/include/rdma/
H A Dopa_port_info.h30 #define OPA_LINKDOWN_REASON_PKT_TOO_LONG 3
87 /* 3-7; 11-15 reserved; 8-15 cleared on Polling->LinkUp */
96 #define OPA_LINK_SPEED_NOP 0x0000 /* Reserved (1-5 Gbps) */
97 #define OPA_LINK_SPEED_12_5G 0x0001 /* 12.5 Gbps */
98 #define OPA_LINK_SPEED_25G 0x0002 /* 25.78125? Gbps (EDR) */
110 #define OPA_CAP_MASK3_IsSharedSpaceSupported (1 << 3)
119 OPA_PORT_PHYS_CONF_VARIABLE = 3,
217 OPA_PI_MASK_BUF_UNIT_CREDIT_ACK = (0x00000003 << 3),
229 OPA_PI_MASK_NEIGH_MGMT_ALLOWED = (0x01 << 3),
259 u8 cap; /* 3 res, 5 bits */
[all …]
/openbmc/linux/drivers/gpu/drm/meson/
H A Dmeson_dw_hdmi.c305 /* 5.94Gbps, 3.7125Gbps */ in meson_hdmi_phy_setup_mode()
309 /* 2.97Gbps */ in meson_hdmi_phy_setup_mode()
313 /* 1.485Gbps */ in meson_hdmi_phy_setup_mode()
324 /* 5.94Gbps, 3.7125Gbps */ in meson_hdmi_phy_setup_mode()
328 /* 2.97Gbps */ in meson_hdmi_phy_setup_mode()
332 /* 1.485Gbps, and below */ in meson_hdmi_phy_setup_mode()
339 /* 5.94Gbps, 3.7125Gbps */ in meson_hdmi_phy_setup_mode()
344 /* 2.97Gbps */ in meson_hdmi_phy_setup_mode()
349 /* 1.485Gbps, and below */ in meson_hdmi_phy_setup_mode()
419 /* Reset PHY 3 times in a row */ in dw_hdmi_phy_init()
/openbmc/linux/arch/arm64/boot/dts/marvell/
H A Darmada-8040-puzzle-m801.dts37 v_3_3: regulator-3-3v {
80 los-gpios = <&sfpplus_gpio 3 GPIO_ACTIVE_HIGH>;
108 /* SFP+ port 2: 10 Gbps indicator */
114 led-3 {
115 /* SFP+ port 2: 1 Gbps indicator */
117 function-enumerator = <3>;
122 /* SFP+ port 1: 10 Gbps indicator */
129 /* SFP+ port 1: 1 Gbps indicator */
/openbmc/linux/drivers/net/ethernet/hisilicon/hns3/hns3pf/
H A Dhclge_main.h137 #define HCLGE_VF_ID_S 3
138 #define HCLGE_VF_ID_M GENMASK(10, 3)
141 #define HCLGE_NETWORK_PORT_ID_M GENMASK(3, 0)
188 #define HCLGE_SUPPORT_50G_BIT BIT(3)
235 HCLGE_MAC_SPEED_1G = 1000, /* 1000 Mbps = 1 Gbps */
236 HCLGE_MAC_SPEED_10G = 10000, /* 10000 Mbps = 10 Gbps */
237 HCLGE_MAC_SPEED_25G = 25000, /* 25000 Mbps = 25 Gbps */
238 HCLGE_MAC_SPEED_40G = 40000, /* 40000 Mbps = 40 Gbps */
239 HCLGE_MAC_SPEED_50G = 50000, /* 50000 Mbps = 50 Gbps */
240 HCLGE_MAC_SPEED_100G = 100000, /* 100000 Mbps = 100 Gbps */
[all …]
/openbmc/u-boot/board/freescale/t102xqds/
H A DREADME23 - 150 Gbps coherent read bandwidth
33 - Four 1 Gbps Ethernet controllers
70 I2C controller: 4 3
102 - Four SGMII interface supporting 1Gbps
103 - Three SGMII interfaces supporting 2.5Gbps
104 - one 10Gbps XFI or 10Base-KR interface
145 -On-board support of 3 different devices and sizes.
158 0xF_F802_0000 0xF_F802_FFFF PCI Express 3 I/O Space 64KB
166 0xC_2000_0000 0xC_2FFF_FFFF PCI Express 3 Mem Space 256MB
241 3. SPI Boot:
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_cx0_phy.c178 /* 3 tries is assumed to be enough to read successfully */ in __intel_cx0_read()
179 for (i = 0; i < 3; i++) { in __intel_cx0_read()
257 /* 3 tries is assumed to be enough to write successfully */ in __intel_cx0_write()
258 for (i = 0; i < 3; i++) { in __intel_cx0_write()
376 intel_cx0_rmw(i915, encoder->port, INTEL_CX0_BOTH_LANES, PHY_C10_VDR_CMN(3), in intel_cx0_phy_set_signal_levels()
433 .pll[3] = 0x1,
459 .pll[3] = 0x1,
485 .pll[3] = 0x1,
511 .pll[3] = 0x0,
537 .pll[3] = 0x1,
[all …]
/openbmc/linux/Documentation/networking/device_drivers/ethernet/pensando/
H A Dionic.rst36 ionic 0000:b5:00.0 enp181s0: Link up - 100 Gbps
39 ionic 0000:b6:00.0 enp182s0: Link up - 100 Gbps
139 rx_csum_complete: 3
144 tx_0_pkts: 3
146 tx_0_clean: 3
152 tx_0_csum_none: 3
190 frames_rx_vlan_good: 3
/openbmc/linux/fs/smb/client/
H A Dcifs_debug.c180 return "1Gbps"; in smb_speed_to_str()
182 return "2.5Gbps"; in smb_speed_to_str()
184 return "5Gbps"; in smb_speed_to_str()
186 return "10Gbps"; in smb_speed_to_str()
188 return "14Gbps"; in smb_speed_to_str()
190 return "20Gbps"; in smb_speed_to_str()
192 return "25Gbps"; in smb_speed_to_str()
194 return "40Gbps"; in smb_speed_to_str()
196 return "50Gbps"; in smb_speed_to_str()
198 return "56Gbps"; in smb_speed_to_str()
[all …]
/openbmc/qemu/docs/
H A Drdma.txt107 Using a 40gbps infiniband link performing a worst-case stress test,
120 active use and the VM itself is completely idle using the same 40 gbps
123 1. rdma-pin-all disabled total time: approximately 7.5 seconds @ 9.5 Gbps
124 2. rdma-pin-all enabled total time: approximately 4 seconds @ 26 Gbps
180 3. Receiver does listen()
208 3. Ready (control-channel is available)
238 3. Block on a CQ event channel and wait for the SEND to arrive.
250 3. When the READY arrives, librdmacm will
276 3. Also, the QEMUFile interfaces also call these functions (described below)
415 3. Also, some form of balloon-device usage tracking would also
/openbmc/linux/drivers/usb/host/
H A Dxhci-hub.c25 0x00050034, /* USB 3.0 SS Gen1x1 id:4 symmetric rx 5Gbps */
26 0x000500b4, /* USB 3.0 SS Gen1x1 id:4 symmetric tx 5Gbps */
27 0x000a4035, /* USB 3.1 SSP Gen2x1 id:5 symmetric rx 10Gbps */
28 0x000a40b5, /* USB 3.1 SSP Gen2x1 id:5 symmetric tx 10Gbps */
29 0x00054036, /* USB 3.2 SSP Gen1x2 id:6 symmetric rx 5Gbps */
30 0x000540b6, /* USB 3.2 SSP Gen1x2 id:6 symmetric tx 5Gbps */
31 0x000a4037, /* USB 3.2 SSP Gen2x2 id:7 symmetric rx 10Gbps */
32 0x000a40b7, /* USB 3.2 SSP Gen2x2 id:7 symmetric tx 10Gbps */
86 ssac = 3; in xhci_create_usb3x_bos_desc()
169 /* Shift to Gbps and set SSP Link Protocol if 10Gpbs */ in xhci_create_usb3x_bos_desc()
[all …]

12345678