Home
last modified time | relevance | path

Searched +full:32 +full:- +full:byte (Results 1 – 25 of 931) sorted by relevance

12345678910>>...38

/openbmc/u-boot/arch/sh/lib/
H A Dudivsi3_i4i.S1 /* SPDX-License-Identifier: GPL-2.0+ */
22 Uses a lookup table for divisors in the range -128 .. +128, and
53 mov.l r4,@-r15
55 mov.l r1,@-r15
66 mov.l r4,@-r15
69 mov.l r5,@-r15
107 mov.l r4,@-r15
109 mov.l r1,@-r15
116 mov.l r1,@-r15
130 mov.l r4,@-r15
[all …]
/openbmc/u-boot/arch/x86/cpu/
H A Dstart16.S1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * U-Boot - x86 Startup Code
5 * (C) Copyright 2008-2011
13 #include <asm/processor-flags.h>
16 #define a32 .byte 0x67;
17 #define o32 .byte 0x66;
32 /* Turn off cache (this might require a 486-class CPU) */
51 /* Finally restore BIST and jump to the 32-bit initialization code */
57 /* 48-bit far pointer */
68 * 'Flat Protected Mode' - It will be discarded as soon as the final
[all …]
H A Dstart.S1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * U-Boot - x86 Startup Code
5 * (C) Copyright 2008-2011
16 #include <asm/processor-flags.h>
17 #include <generated/generic-asm-offsets.h>
18 #include <generated/asm-offsets.h>
28 * This is the fail-safe 32-bit bootstrap entry point.
37 /* Turn off cache (this might require a 486-class CPU) */
43 /* Tell 32-bit code it is being entered from an in-RAM copy */
47 * Zero the BIST (Built-In Self Test) value since we don't have it.
[all …]
/openbmc/libcper/include/libcper/
H A DBaseTypes.h6 Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>
7 SPDX-License-Identifier: BSD-2-Clause-Patent
22 /// 8-byte unsigned value
26 /// 8-byte signed value
30 /// 4-byte unsigned value
34 /// 4-byte signed value
38 /// 2-byte unsigned value
42 /// 2-byte Character. Unless otherwise specified all strings are stored in the
43 /// UTF-16 encoding format as defined by Unicode 2.1 and ISO/IEC 10646 standards.
47 /// 2-byte signed value
[all …]
/openbmc/qemu/target/i386/tcg/
H A Ddecode-new.h27 X86_TYPE_C, /* REG in the modrm byte selects a control register */
28 X86_TYPE_D, /* REG in the modrm byte selects a debug register */
31 X86_TYPE_G, /* REG in the modrm byte selects a GPR */
35 X86_TYPE_L, /* The upper 4 bits of the immediate select a 128-bit register */
36 X86_TYPE_M, /* modrm byte selects a memory operand */
37 X86_TYPE_N, /* R/M in the modrm byte selects an MMX register */
39 X86_TYPE_P, /* reg in the modrm byte selects an MMX register */
41 X86_TYPE_R, /* R/M in the modrm byte selects a register */
43 X86_TYPE_U, /* R/M in the modrm byte selects an XMM/YMM register */
44 X86_TYPE_V, /* reg in the modrm byte selects an XMM/YMM register */
[all …]
/openbmc/qemu/tests/tcg/x86_64/system/
H A Dboot.S7 * See the COPYING file in the top-level directory.
10 * which should drop us automatically into 32 bit mode ready to go. I've
13 * SPDX-License-Identifier: GPL-2.0-or-later
21 .long 2f - 1f /* namesz */ ; \
22 .long 4484f - 3f /* descsz */ ; \
57 * - `ebx`: contains the physical memory address where the loader has placed
59 * - `cr0`: bit 0 (PE) must be set. All the other writable bits are cleared.
60 * - `cr4`: all bits are cleared.
61 * - `cs `: must be a 32-bit read/execute code segment with a base of ‘0’
63 * - `ds`, `es`: must be a 32-bit read/write data segment with a base of
[all …]
/openbmc/qemu/tcg/i386/
H A Dtcg-target-has.h1 /* SPDX-License-Identifier: MIT */
3 * Define target-specific opcode support
30 /* Keep 32-bit values zero-extended in a register. */
67 (TCG_TARGET_REG_BITS == 32 && (ofs) == 8 && (len) == 8))
70 * Check for the possibility of low byte/word extraction, high-byte extraction
71 * and zero-extending 32-bit right-shift.
73 * We cannot sign-extend from high byte to 64-bits without using the
74 * REX prefix that explicitly excludes access to the high-byte registers.
85 case 32: in tcg_target_sextract_valid()
99 if (type == TCG_TYPE_I64 && ofs + len == 32) { in tcg_target_extract_valid()
/openbmc/qemu/target/s390x/tcg/
H A Dvec_helper.c2 * QEMU TCG support -- s390x vector support instructions
10 * See the COPYING file in the top-level directory.
14 #include "s390x-internal.h"
17 #include "tcg/tcg-gvec-desc.h"
18 #include "exec/helper-proto.h"
19 #include "accel/tcg/cpu-ldst.h"
36 >> (7 - (bit_nr % 8))) & 1; in HELPER()
37 result |= (bit << (15 - i)); in HELPER()
58 uint8_t byte = cpu_ldub_data_ra(env, addr, GETPC()); in HELPER() local
60 s390_vec_write_element8(&tmp, i, byte); in HELPER()
[all …]
/openbmc/u-boot/include/dt-bindings/sound/
H A Dazalia.h1 /* SPDX-License-Identifier: GPL-2.0+ */
24 /* Generate the register value to write a particular byte of a 32-bit value */
25 #define AZALIA_SET_BYTE(codec, nid, opcode, val, byte) \ argument
28 ((opcode) + (byte)) << AZALIA_VERB_SHIFT | \
29 (((val) >> ((byte) * 8)) & 0xff))
31 /* Generate the register value to write all bytes of a 32-bit value */
/openbmc/u-boot/include/
H A Ds_record.h1 /* SPDX-License-Identifier: GPL-2.0+ */
7 /*--------------------------------------------------------------------------
9 * Motorola S-Record Format:
11 * Motorola S-Records are an industry-standard format for
14 * an S4-record containing an address and a symbol.
16 * The extended S-record standard is as follows:
27 * 1 data record with 16-bit address
28 * 2 data record with 24-bit address
29 * 3 data record with 32-bit address
43 * is 4, 6, or 8 characters. Corresponding to a 16-, 24-, or
[all …]
H A Dhw_sha.h1 /* SPDX-License-Identifier: GPL-2.0+ */
15 * @param bufleni Byte length of input buffer
28 * @param bufleni Byte length of input buffer
41 * @param bufleni Byte length of input buffer
43 * 32 bytes are copied to pout[0]...pout[31]. Thus, a user
44 * should allocate at least 32 bytes at pOut in advance.
54 * @param bufleni Byte length of input buffer
56 * 32 bytes are copied to pout[0]...pout[31]. Thus, a user
57 * should allocate at least 32 bytes at pOut in advance.
68 * @return 0 if ok, -ve on error
[all …]
/openbmc/openbmc/poky/meta/recipes-devtools/cdrtools/cdrtools/
H A D0001-fix-nsectors-exceeds-0xffff-situation.patch3 Date: Sat, 26 Apr 2025 03:38:32 +0000
6 According to page 11: `Figure 5 - Section Entry' in El Torito Bootable
7 CD-ROM Format Specification [1]. The sector count takes 2 byte which
8 means max sector count is 0xffff (65535), for 512-byte sector, the
9 size of bootable image is no more than 32MB (65536 * 512 / 1024 / 1024)
11 If the size of efi.img > 32MB, the partition table will be truncated
12 in ISO, which caused UEFI system or grub-efi read efi.img broken
19 [1]https://pdos.csail.mit.edu/6.828/2017/readings/boot-cdrom.pdf
21 Upstream-Status: Inappropriate [upstream https://sourceforge.net/projects/cdrtools/ is not alive si…
23 Signed-off-by: Hongxu Jia <hongxu.jia@windriver.com>
[all …]
/openbmc/phosphor-dbus-interfaces/yaml/com/ibm/ipzvpd/
H A DLWP0.interface.yaml4 - name: RT
5 type: array[byte]
8 - name: VD
9 type: array[byte]
12 - name: N_20
13 type: array[byte]
16 - name: N_21
17 type: array[byte]
20 - name: N_22
21 type: array[byte]
[all …]
H A DLWP2.interface.yaml4 - name: RT
5 type: array[byte]
8 - name: VD
9 type: array[byte]
12 - name: N_20
13 type: array[byte]
16 - name: N_21
17 type: array[byte]
20 - name: N_22
21 type: array[byte]
[all …]
H A DLWP5.interface.yaml4 - name: RT
5 type: array[byte]
8 - name: VD
9 type: array[byte]
12 - name: N_20
13 type: array[byte]
16 - name: N_21
17 type: array[byte]
20 - name: N_22
21 type: array[byte]
[all …]
H A DLWP1.interface.yaml4 - name: RT
5 type: array[byte]
8 - name: VD
9 type: array[byte]
12 - name: N_20
13 type: array[byte]
16 - name: N_21
17 type: array[byte]
20 - name: N_22
21 type: array[byte]
[all …]
H A DLWP6.interface.yaml4 - name: RT
5 type: array[byte]
8 - name: VD
9 type: array[byte]
12 - name: N_20
13 type: array[byte]
16 - name: N_21
17 type: array[byte]
20 - name: N_22
21 type: array[byte]
[all …]
H A DLWP7.interface.yaml4 - name: RT
5 type: array[byte]
8 - name: VD
9 type: array[byte]
12 - name: N_20
13 type: array[byte]
16 - name: N_21
17 type: array[byte]
20 - name: N_22
21 type: array[byte]
[all …]
H A DLWP3.interface.yaml4 - name: RT
5 type: array[byte]
8 - name: VD
9 type: array[byte]
12 - name: N_20
13 type: array[byte]
16 - name: N_21
17 type: array[byte]
20 - name: N_22
21 type: array[byte]
[all …]
H A DLWP4.interface.yaml4 - name: RT
5 type: array[byte]
8 - name: VD
9 type: array[byte]
12 - name: N_20
13 type: array[byte]
16 - name: N_21
17 type: array[byte]
20 - name: N_22
21 type: array[byte]
[all …]
/openbmc/qemu/target/mips/tcg/
H A Dtx79_translate.c2 * Toshiba TX79-specific instructions translation routines
5 * Copyright (c) 2021 Philippe Mathieu-Daudé
7 * SPDX-License-Identifier: GPL-2.0-or-later
12 #include "tcg/tcg-op-gvec.h"
14 /* Include the auto-generated decoder. */
15 #include "decode-tx79.c.inc"
18 * Overview of the TX79-specific instruction set
21 * The R5900 and the C790 have 128-bit wide GPRs, where the upper 64 bits
22 * are only used by the specific quadword (128-bit) LQ/SQ load/store
24 * configure the 128-bit data path as two 64-bit, four 32-bit, eight 16-bit
[all …]
/openbmc/phosphor-power/tools/i2c/
H A Di2c_interface.hpp83 * The interface can later be re-opened by calling open().
94 /** @brief Read byte data from i2c
96 * @param[out] data - The data read from the i2c device
102 /** @brief Read byte data from i2c
104 * @param[in] addr - The register address of the i2c device
105 * @param[out] data - The data read from the i2c device
114 * the first byte read is the low-order byte.
116 * @param[in] addr - The register address of the i2c device
117 * @param[out] data - The data read from the i2c device
125 * @param[in] addr - The register address of the i2c device
[all …]
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dtie.h1 /* SPDX-License-Identifier: GPL-2.0+ */
8 * Copyright (C) 1999-2015 Cadence Design Systems Inc.
19 /* Save area for non-coprocessor optional and custom (TIE) state: */
24 #define XCHAL_TOTAL_SA_SIZE 32 /* with 16-byte align padding */
37 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global)
41 * galign = group byte alignment (power of 2) (galign >= align)
42 * align = register byte alignment (power of 2)
45 * dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>)
47 * regnum = reg index in regfile, or special/TIE-user reg number
54 * To filter out certain registers, e.g. to expand only the non-global
[all …]
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dtie.h1 /* SPDX-License-Identifier: GPL-2.0+ */
8 * Copyright (C) 1999-2010 Tensilica Inc.
42 /* Save area for non-coprocessor optional and custom (TIE) state: */
43 #define XCHAL_NCP_SA_SIZE 32
47 #define XCHAL_TOTAL_SA_SIZE 32 /* with 16-byte align padding */
60 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global)
64 * galign = group byte alignment (power of 2) (galign >= align)
65 * align = register byte alignment (power of 2)
68 * dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>)
70 * regnum = reg index in regfile, or special/TIE-user reg number
[all …]
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dtie.h1 /* SPDX-License-Identifier: GPL-2.0+ */
8 * Copyright (C) 1999-2007 Tensilica Inc.
42 /* Save area for non-coprocessor optional and custom (TIE) state: */
43 #define XCHAL_NCP_SA_SIZE 32
47 #define XCHAL_TOTAL_SA_SIZE 32 /* with 16-byte align padding */
60 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global)
64 * galign = group byte alignment (power of 2) (galign >= align)
65 * align = register byte alignment (power of 2)
68 * dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>)
70 * regnum = reg index in regfile, or special/TIE-user reg number
[all …]

12345678910>>...38