| /openbmc/qemu/include/libdecnumber/ |
| H A D | decDPD.h | 29 02110-1301, USA. */
31 /* ------------------------------------------------------------------------ */
33 /* [Automatically generated -- do not edit. 2007.05.05] */
34 /* ------------------------------------------------------------------------ */
35 /* ------------------------------------------------------------------------ */
41 /* uint16_t BCD2DPD[2458]; -- BCD -> DPD (0x999 => 2457) */
42 /* uint16_t BIN2DPD[1000]; -- Bin -> DPD (999 => 2457) */
43 /* uint8_t BIN2CHAR[4001]; -- Bin -> CHAR (999 => '\3' '9' '9' '9') */
44 /* uint8_t BIN2BCD8[4000]; -- Bin -> bytes (999 => 9 9 9 3) */
45 /* uint16_t DPD2BCD[1024]; -- DPD -> BCD (0x3FF => 0x999) */
[all …]
|
| /openbmc/u-boot/drivers/mtd/nand/raw/ |
| H A D | nand_ids.c | 28 LEGACY_ID_NAND("NAND 1MiB 5V 8-bit", 0x6e, 1, SZ_4K, SP_OPTIONS),
29 LEGACY_ID_NAND("NAND 2MiB 5V 8-bit", 0x64, 2, SZ_4K, SP_OPTIONS),
30 LEGACY_ID_NAND("NAND 1MiB 3,3V 8-bit", 0xe8, 1, SZ_4K, SP_OPTIONS),
31 LEGACY_ID_NAND("NAND 1MiB 3,3V 8-bit", 0xec, 1, SZ_4K, SP_OPTIONS),
32 LEGACY_ID_NAND("NAND 2MiB 3,3V 8-bit", 0xea, 2, SZ_4K, SP_OPTIONS),
33 LEGACY_ID_NAND("NAND 4MiB 3,3V 8-bit", 0xd5, 4, SZ_8K, SP_OPTIONS),
35 LEGACY_ID_NAND("NAND 8MiB 3,3V 8-bit", 0xe6, 8, SZ_8K, SP_OPTIONS),
42 {"TC58NVG0S3E 1G 3.3V 8-bit",
44 SZ_2K, SZ_128, SZ_128K, 0, 8, 64, NAND_ECC_INFO(1, SZ_512),
46 {"TC58NVG2S0F 4G 3.3V 8-bit",
[all …]
|
| /openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/ |
| H A D | tie.h | 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration
11 Copyright (c) 1999-2014 Tensilica Inc.
36 #define XCHAL_CP_MAX 8 /* max CP ID + 1 (0 if none) */
44 #define XCHAL_CP1_SA_ALIGN 8 /* min alignment of save area */
66 /* Save area for non-coprocessor optional and custom (TIE) state: */
71 #define XCHAL_TOTAL_SA_SIZE 240 /* with 16-byte align padding */
72 #define XCHAL_TOTAL_SA_ALIGN 8 /* actual minimum alignment */
84 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global)
90 * asize = allocated size in bytes (asize*8 == bitsz + gapsz + padsz)
92 * dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>)
[all …]
|
| /openbmc/linux/drivers/mtd/nand/raw/ |
| H A D | nand_ids.c | 1 // SPDX-License-Identifier: GPL-2.0-only
29 {"TC58NVG0S3E 1G 3.3V 8-bit",
31 SZ_2K, SZ_128, SZ_128K, 0, 8, 64, NAND_ECC_INFO(1, SZ_512), },
32 {"TC58NVG2S0F 4G 3.3V 8-bit",
34 SZ_4K, SZ_512, SZ_256K, 0, 8, 224, NAND_ECC_INFO(4, SZ_512) },
35 {"TC58NVG2S0H 4G 3.3V 8-bit",
37 SZ_4K, SZ_512, SZ_256K, 0, 8, 256, NAND_ECC_INFO(8, SZ_512) },
38 {"TC58NVG3S0F 8G 3.3V 8-bit",
40 SZ_4K, SZ_1K, SZ_256K, 0, 8, 232, NAND_ECC_INFO(4, SZ_512) },
41 {"TC58NVG5D2 32G 3.3V 8-bit",
[all …]
|
| /openbmc/linux/tools/testing/selftests/powerpc/lib/ |
| H A D | reg.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
7 #include <ppc-asm.h>
11 /* Non volatile GPR - unsigned long buf[18] */
13 ld 14, 0*8(3)
14 ld 15, 1*8(3)
15 ld 16, 2*8(3)
16 ld 17, 3*8(3)
17 ld 18, 4*8(3)
18 ld 19, 5*8(3)
19 ld 20, 6*8(3)
[all …]
|
| /openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/ |
| H A D | tie.h | 2 * tie.h -- compile-time HAL definitions dependent on CORE & TIE configuration
11 Copyright (c) 1999-2015 Cadence Design Systems Inc.
36 #define XCHAL_CP_MAX 8 /* max CP ID + 1 (0 if none) */
44 #define XCHAL_CP1_SA_ALIGN 8 /* min alignment of save area */
66 /* Save area for non-coprocessor optional and custom (TIE) state: */
71 #define XCHAL_TOTAL_SA_SIZE 160 /* with 16-byte align padding */
72 #define XCHAL_TOTAL_SA_ALIGN 8 /* actual minimum alignment */
84 * abikind = 0 (caller-saved), 1 (callee-saved), or 2 (thread-global)
90 * asize = allocated size in bytes (asize*8 == bitsz + gapsz + padsz)
92 * dbnum = unique target number f/debug (see <xtensa-libdb-macros.h>)
[all …]
|
| /openbmc/linux/tools/perf/arch/powerpc/tests/ |
| H A D | regs_load.S | 1 /* SPDX-License-Identifier: GPL-2.0 */
6 #define R1 1 * 8
7 #define R2 2 * 8
8 #define R3 3 * 8
9 #define R4 4 * 8
10 #define R5 5 * 8
11 #define R6 6 * 8
12 #define R7 7 * 8
13 #define R8 8 * 8
14 #define R9 9 * 8
[all …]
|
| /openbmc/openbmc/meta-openembedded/meta-multimedia/recipes-multimedia/dvb-apps/files/dvb-scan-table/dvb-t/ |
| H A D | cz-All | 2 # Created from http://www.ctu.cz/cs/download/plan-vyuziti-radioveho-spektra/rok_2012/pv-p_10-08_201…
8 CODE_RATE_HP = 2/3
11 TRANSMISSION_MODE = 8K
12 GUARD_INTERVAL = 1/8
20 CODE_RATE_HP = 2/3
23 TRANSMISSION_MODE = 8K
24 GUARD_INTERVAL = 1/8
32 CODE_RATE_HP = 2/3
35 TRANSMISSION_MODE = 8K
36 GUARD_INTERVAL = 1/8
[all …]
|
| H A D | it-All | 1 # This file lists all frequencies used in Western Europe for DVB-T.
4 # Moreover, other countries use a bandwidth of 8 MHz also for Band III
16 ### VHF - Band III ###
22 CODE_RATE_HP = 2/3
25 TRANSMISSION_MODE = 8K
35 CODE_RATE_HP = 2/3
38 TRANSMISSION_MODE = 8K
48 CODE_RATE_HP = 2/3
51 TRANSMISSION_MODE = 8K
56 # 8
[all …]
|
| H A D | at-All | 1 # Austria, all DVB-T transmitters run by ORS
3 # http://www.ors.at/fileadmin/user_upload/downloads/DVB-T_Kanalbezeichnungen_und_Mittenfrequenzen.p…
8 CODE_RATE_HP = 3/4
11 TRANSMISSION_MODE = 8K
20 CODE_RATE_HP = 3/4
23 TRANSMISSION_MODE = 8K
32 CODE_RATE_HP = 3/4
35 TRANSMISSION_MODE = 8K
44 CODE_RATE_HP = 3/4
47 TRANSMISSION_MODE = 8K
[all …]
|
| H A D | ee-All | 3 # and http://wiki.wifi.ee/index.php/DVB-T#Tehniline_teave
9 CODE_RATE_HP = 2/3
12 TRANSMISSION_MODE = 8K
13 GUARD_INTERVAL = 1/8
21 CODE_RATE_HP = 2/3
24 TRANSMISSION_MODE = 8K
25 GUARD_INTERVAL = 1/8
33 CODE_RATE_HP = 2/3
36 TRANSMISSION_MODE = 8K
37 GUARD_INTERVAL = 1/8
[all …]
|
| H A D | de-Bayern | 1 # DVB-T Bayern
3 [CH23: ZDF, 3sat, KiKa / ZDFneo, ZDFinfo]
7 CODE_RATE_HP = 2/3
10 TRANSMISSION_MODE = 8K
15 [CH25: Bayerisches Fernsehen, BR-alpha, SWR, EinsExtra]
19 CODE_RATE_HP = 2/3
22 TRANSMISSION_MODE = 8K
27 # CH25: ZDF, 3sat, KiKa / ZDFneo, ZDFinfo
28 [CH27: Bayerisches Fernsehen, BR-alpha, SWR, EinsExtra]
32 CODE_RATE_HP = 2/3
[all …]
|
| /openbmc/linux/drivers/media/test-drivers/vicodec/ |
| H A D | codec-fwht.c | 1 // SPDX-License-Identifier: LGPL-2.1+
6 * 8x8 Fast Walsh Hadamard Transform in sequency order based on the paper:
8 * A Recursive Algorithm for Sequency-Ordered Fast Walsh Transforms,
15 #include "codec-fwht.h"
21 * be guaranteed that the magic 8 byte sequence (see below) can
34 1, 8,
36 3, 10, 17, 24,
57 s16 block[8 * 8]; in rlc()
67 for (y = 0; y < 8; y++) { in rlc()
68 for (x = 0; x < 8; x++) { in rlc()
[all …]
|
| /openbmc/linux/Documentation/driver-api/media/drivers/ccs/ |
| H A D | ccs-regs.asc | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-3-Clause
2 # Copyright (C) 2019--2020 Intel Corporation
5 # - f field LSB MSB rflags
6 # - e enum value # after a field
7 # - e enum value [LSB MSB]
8 # - b bool bit
9 # - l arg name min max elsize [discontig...]
12 # 8, 16, 32 register bits (default is 8)
20 module_revision_number_major 0x0002 8
21 frame_count 0x0005 8
[all …]
|
| /openbmc/phosphor-webui/app/assets/images/ |
| H A D | DMTF_Redfish_logo_2017.svg | 1 …-color="#20ac4b"/><stop offset=".9831" stop-color="#19361a"/></linearGradient><linearGradient id="…
|
| /openbmc/u-boot/drivers/gpio/ |
| H A D | da8xx_gpio.c | 1 // SPDX-License-Identifier: GPL-2.0+
14 #include <dt-bindings/gpio/gpio.h>
28 #define pinmux(x) (&davinci_syscfg_regs->pinmux[x])
32 { pinmux(13), 8, 6 }, /* GP0[0] */
33 { pinmux(13), 8, 7 },
34 { pinmux(14), 8, 0 },
35 { pinmux(14), 8, 1 },
36 { pinmux(14), 8, 2 },
37 { pinmux(14), 8, 3 },
38 { pinmux(14), 8, 4 },
[all …]
|
| /openbmc/openbmc/meta-hpe/meta-dl360-g11/recipes-hpe/power-sequencing/files/ |
| H A D | gpios-manager.sh | 5 …busctl set-property xyz.openbmc_project.Chassis.Gpios /xyz/openbmc_project/chassis/gpios xyz.openb…
6 devmem 0x80fc0230 8 0x1
8 devmem 0x80fc0230 8 0x1
11 devmem 0xd1000087 8 1
12 i2ctransfer -y 3 w4@0x40 0x34 0xbf 0x00 0xe8
13 devmem 0xd1000087 8 2
14 i2ctransfer -y 3 w4@0x40 0x34 0xbf 0x00 0xe8
15 devmem 0xd1000087 8 3
16 i2ctransfer -y 3 w4@0x40 0x34 0xbf 0x00 0xe8
17 devmem 0xd1000087 8 4
[all …]
|
| /openbmc/linux/Documentation/admin-guide/media/ |
| H A D | dvb_intro.rst | 1 .. SPDX-License-Identifier: GPL-2.0
12 structure of DVB-T cards are substantially similar to Analogue TV cards,
30 embedded within the modulated composite analogue signal -
38 signal encoded at a resolution of 768x576 24-bit color pixels over 25
39 frames per second - a fair amount of data is generated and must be
43 encoded and compressed form - similar to the form that is used in
46 The purpose of a simple budget digital TV card (DVB-T,C or S) is to
96 On this example, we're considering tuning into DVB-T channels in
115 The digital TV Scan utilities (like dvbv5-scan) have use a set of
116 compiled-in defaults for various countries and regions. Those are
[all …]
|
| /openbmc/u-boot/include/fsl-mc/ |
| H A D | fsl_dprc.h | 1 /* SPDX-License-Identifier: GPL-2.0+ */
5 * Copyright 2013-2016 Freescale Semiconductor, Inc.
48 MC_CMD_OP(cmd, 0, 32, 16, uint16_t, cfg->icid); \
49 MC_CMD_OP(cmd, 0, 0, 32, uint32_t, cfg->options); \
50 MC_CMD_OP(cmd, 1, 32, 32, int, cfg->portal_id); \
51 MC_CMD_OP(cmd, 2, 0, 8, char, cfg->label[0]);\
52 MC_CMD_OP(cmd, 2, 8, 8, char, cfg->label[1]);\
53 MC_CMD_OP(cmd, 2, 16, 8, char, cfg->label[2]);\
54 MC_CMD_OP(cmd, 2, 24, 8, char, cfg->label[3]);\
55 MC_CMD_OP(cmd, 2, 32, 8, char, cfg->label[4]);\
[all …]
|
| /openbmc/openbmc/meta-openembedded/meta-multimedia/recipes-multimedia/dvb-apps/files/dvb-scan-table/dvb-s/ |
| H A D | Anik-F3-119W | 1 #Dish Network USA works with PSK/8turbo
2 #Just DVBS-USB Genpix Sky Walker 1 or 2 works with PSK/8turbo
9 INNER_FEC = 2/3
10 MODULATION = PSK/8
18 INNER_FEC = 2/3
19 MODULATION = PSK/8
27 INNER_FEC = 2/3
28 MODULATION = PSK/8
36 INNER_FEC = 2/3
37 MODULATION = PSK/8
[all …]
|
| /openbmc/linux/include/asm-generic/ |
| H A D | xor.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * include/asm-generic/xor.h
5 * Generic optimized RAID-5 checksumming functions.
14 long lines = bytes / (sizeof (long)) / 8; in xor_8regs_2()
20 p1[3] ^= p2[3]; in xor_8regs_2()
25 p1 += 8; in xor_8regs_2()
26 p2 += 8; in xor_8regs_2()
27 } while (--lines > 0); in xor_8regs_2()
35 long lines = bytes / (sizeof (long)) / 8; in xor_8regs_3()
41 p1[3] ^= p2[3] ^ p3[3]; in xor_8regs_3()
[all …]
|
| /openbmc/linux/arch/arm64/include/asm/ |
| H A D | sysreg.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */
14 #include <linux/kasan-tags.h>
16 #include <asm/gpr-num.h>
22 * [20-19] : Op0
23 * [18-16] : Op1
24 * [15-12] : CRn
25 * [11-8] : CRm
26 * [7-5] : Op2
34 #define CRm_shift 8
68 (((x) << 8) & 0x00ff0000) | \
[all …]
|
| /openbmc/linux/drivers/gpu/drm/display/ |
| H A D | drm_dsc_helper.c | 1 // SPDX-License-Identifier: MIT
34 * drm_dsc_dp_pps_header_init() - Initializes the PPS Header
48 pps_header->HB1 = DP_SDP_PPS; in drm_dsc_dp_pps_header_init()
49 pps_header->HB2 = DP_SDP_PPS_HEADER_PAYLOAD_BYTES_MINUS_1; in drm_dsc_dp_pps_header_init()
54 * drm_dsc_dp_rc_buffer_size - get rc buffer size in bytes
56 * @rc_buffer_size: number of blocks - 1, according to DPCD offset 63h
81 * drm_dsc_pps_payload_pack() - Populates the DSC PPS
109 pps_payload->dsc_version = in drm_dsc_pps_payload_pack()
110 dsc_cfg->dsc_version_minor | in drm_dsc_pps_payload_pack()
111 dsc_cfg->dsc_version_major << DSC_PPS_VERSION_MAJOR_SHIFT; in drm_dsc_pps_payload_pack()
[all …]
|
| /openbmc/linux/arch/powerpc/lib/ |
| H A D | copyuser_64.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
8 #include <asm/asm-compat.h>
9 #include <asm/feature-fixups.h>
17 #define sLd sld /* Shift towards low-numbered address. */
18 #define sHd srd /* Shift towards high-numbered address. */
20 #define sLd srd /* Shift towards low-numbered address. */
21 #define sHd sld /* Shift towards high-numbered address. */
39 100: EX_TABLE(100b, .Lld_exc - r3_offset)
43 100: EX_TABLE(100b, .Lst_exc - r3_offset)
60 neg r6,r3 /* LS 3 bits = # bytes to 8-byte dest bdry */
[all …]
|
| /openbmc/linux/tools/testing/selftests/powerpc/copyloops/ |
| H A D | copyuser_64.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
8 #include <asm/asm-compat.h>
9 #include <asm/feature-fixups.h>
17 #define sLd sld /* Shift towards low-numbered address. */
18 #define sHd srd /* Shift towards high-numbered address. */
20 #define sLd srd /* Shift towards low-numbered address. */
21 #define sHd sld /* Shift towards high-numbered address. */
39 100: EX_TABLE(100b, .Lld_exc - r3_offset)
43 100: EX_TABLE(100b, .Lst_exc - r3_offset)
60 neg r6,r3 /* LS 3 bits = # bytes to 8-byte dest bdry */
[all …]
|
