Home
last modified time | relevance | path

Searched +full:110 +full:khz (Results 1 – 25 of 81) sorted by relevance

1234

/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dfsl,micfil.yaml45 - description: PLL clock source for 8kHz series
46 - description: PLL clock source for 11kHz series
81 <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
/openbmc/linux/drivers/gpu/drm/radeon/
H A Drs780_dpm.h102 #define RS780_SLOWCLKFEEDBACKDIV_DFLT 110
106 #define RS780_DEFAULT_VCLK_FREQ 53300 /* 10 khz */
107 #define RS780_DEFAULT_DCLK_FREQ 40000 /* 10 khz */
/openbmc/linux/Documentation/devicetree/bindings/iio/amplifiers/
H A Dadi,ada4250.yaml13 Precision Low Power, 110kHz, 26uA, Programmable Gain Instrumentation Amplifier.
/openbmc/linux/drivers/cpufreq/
H A Dpowernow-k6.c26 static unsigned int busfreq; /* FSB, in 10 kHz */
36 MODULE_PARM_DESC(bus_frequency, "Bus frequency in kHz");
40 {0, 60, /* 110 -> 6.0x */ 0},
157 unsigned khz; in powernow_k6_cpu_init() local
163 khz = cpu_khz; in powernow_k6_cpu_init()
165 if (khz >= usual_frequency_table[i].freq - FREQ_RANGE && in powernow_k6_cpu_init()
166 khz <= usual_frequency_table[i].freq + FREQ_RANGE) { in powernow_k6_cpu_init()
167 khz = usual_frequency_table[i].freq; in powernow_k6_cpu_init()
184 khz); in powernow_k6_cpu_init()
197 pr_err("invalid bus_frequency parameter, allowed range 50000 - 150000 kHz\n"); in powernow_k6_cpu_init()
[all …]
H A Dpowernow-k7.c79 110, 115, 120, 125, 50, 55, 60, 65,
377 * get a KHz value (e.g. 1266000). However, powernow-k7 works in powernow_acpi_init()
378 * with true KHz values (e.g. 1266768). To ensure that all in powernow_acpi_init()
381 * to ensure that perflib's computed KHz value is greater than in powernow_acpi_init()
382 * or equal to powernow's KHz value. in powernow_acpi_init()
527 * a multiple of 100000/3 khz, then we compute sgtc according
/openbmc/linux/drivers/phy/intel/
H A Dphy-intel-keembay-emmc.c89 else if (mhz <= 140 && mhz >= 110) in keembay_emmc_phy_power()
91 else if (mhz <= 110 && mhz >= 80) in keembay_emmc_phy_power()
163 * is super slow (like 100kHz) this could take as long as 5.1 ms as in keembay_emmc_phy_power()
165 * hopefully we won't be running at 100 kHz, but we should still make in keembay_emmc_phy_power()
/openbmc/linux/drivers/net/wireless/st/cw1200/
H A Dmain.c71 RATETAB_ENT(110, 3, 0),
483 /* Clock is in KHz */
487 case 0x32C8: /* 13000 KHz */ in cw1200_dpll_from_clk()
489 case 0x3E80: /* 16000 KHz */ in cw1200_dpll_from_clk()
491 case 0x41A0: /* 16800 KHz */ in cw1200_dpll_from_clk()
493 case 0x4B00: /* 19200 KHz */ in cw1200_dpll_from_clk()
495 case 0x5DC0: /* 24000 KHz */ in cw1200_dpll_from_clk()
497 case 0x6590: /* 26000 KHz */ in cw1200_dpll_from_clk()
499 case 0x8340: /* 33600 KHz */ in cw1200_dpll_from_clk()
501 case 0x9600: /* 38400 KHz */ in cw1200_dpll_from_clk()
[all …]
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Dnvidia,tegra20-car.txt13 the 32 KHz "32k_in", and the board-specific oscillator "osc".
141 110 pclk
/openbmc/linux/drivers/media/dvb-frontends/
H A Ddvb-pll.c176 .min = 44250 * kHz,
190 .min = 44250 * kHz,
214 .min = 44250 * kHz,
224 { 163834000, 166667, 0xca, 0xc2 /* 110 0 0 0 10 */ },
227 { 443834000, 166667, 0xca, 0xc2 /* 110 0 0 0 10 */ },
228 { 444000000, 166667, 0xca, 0xc4 /* 110 0 0 1 00 */ },
231 { 444834000, 166667, 0xca, 0xc4 /* 110 0 0 1 00 */ },
248 .min = 44250 * kHz,
439 .min = 44250 * kHz,
H A Ds5h1409.c296 { 110, 260, },
353 static int s5h1409_set_if_freq(struct dvb_frontend *fe, int KHz) in s5h1409_set_if_freq() argument
357 dprintk("%s(%d KHz)\n", __func__, KHz); in s5h1409_set_if_freq()
359 switch (KHz) { in s5h1409_set_if_freq()
373 state->if_freq = KHz; in s5h1409_set_if_freq()
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dsc7280-herobrine-zombie.dtsi64 /* Set the PWM period to 320 microseconds (3.125kHz frequency) */
231 "UIM1_CLK_GPIO_110", /* 110 */
/openbmc/linux/drivers/comedi/drivers/
H A Dmpc624.c31 * 0 3.52kHz 23uV 17
32 * 1 1.76kHz 3.5uV 20
36 * 5 110Hz 750uV 22.9
/openbmc/linux/drivers/video/fbdev/core/
H A Dmodedb.c38 /* 640x400 @ 70 Hz, 31.5 kHz hsync */
42 /* 640x480 @ 60 Hz, 31.5 kHz hsync */
46 /* 800x600 @ 56 Hz, 35.15 kHz hsync */
50 /* 1024x768 @ 87 Hz interlaced, 35.5 kHz hsync */
54 /* 640x400 @ 85 Hz, 37.86 kHz hsync */
58 /* 640x480 @ 72 Hz, 36.5 kHz hsync */
62 /* 640x480 @ 75 Hz, 37.50 kHz hsync */
66 /* 800x600 @ 60 Hz, 37.8 kHz hsync */
71 /* 640x480 @ 85 Hz, 43.27 kHz hsync */
75 /* 1152x864 @ 89 Hz interlaced, 44 kHz hsync */
[all …]
/openbmc/u-boot/arch/arm/dts/
H A Drk322x.dtsi37 /* KHz uV */
73 pdma: pdma@110f0000 {
267 pwm0: pwm@110b0000 {
278 pwm1: pwm@110b0010 {
289 pwm2: pwm@110b0020 {
300 pwm3: pwm@110b0030 {
311 timer: timer@110c0000 {
319 cru: clock-controller@110e0000 {
H A Dr8a7790.dtsi86 /* kHz - uV - OPPs unknown yet */
107 /* kHz - uV - OPPs unknown yet */
128 /* kHz - uV - OPPs unknown yet */
149 /* kHz - uV - OPPs unknown yet */
515 i2c-scl-internal-delay-ns = <110>;
557 i2c-scl-internal-delay-ns = <110>;
686 interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH
687 GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
H A Drk3288-veyron.dtsi50 104 105 106 107 108 109 110 111
239 /* KHz uV */
479 /* 100kHz since 4.7k resistors don't rise fast enough */
/openbmc/linux/arch/x86/kernel/
H A Dtsc.c39 #define KHZ 1000 macro
116 * We can use khz divisor instead of mhz to keep a better precision.
144 static void __set_cyc2ns_scale(unsigned long khz, int cpu, unsigned long long tsc_now) in __set_cyc2ns_scale() argument
157 clocks_calc_mult_shift(&data.cyc2ns_mul, &data.cyc2ns_shift, khz, in __set_cyc2ns_scale()
182 static void set_cyc2ns_scale(unsigned long khz, int cpu, unsigned long long tsc_now) in set_cyc2ns_scale() argument
189 if (khz) in set_cyc2ns_scale()
190 __set_cyc2ns_scale(khz, cpu, tsc_now); in set_cyc2ns_scale()
421 * in kHz.
644 * kHz = ticks / time-in-seconds / 1000; in quick_pit_calibrate()
645 * kHz = (t2 - t1) / (I * 256 / PIT_TICK_RATE) / 1000 in quick_pit_calibrate()
[all …]
/openbmc/linux/arch/arm/boot/dts/ti/omap/
H A Domap5.dtsi53 /* kHz uV */
72 /* kHz uV */
312 interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
366 dmas = <&sdma 111>, <&sdma 110>;
/openbmc/linux/sound/pci/asihpi/
H A Dhpi.h81 <td><p><b>Mono<br>Stereo @ 8,<br>11.025 and<br>12kHz*</b></p>
82 <td><p><b>Mono<br>Stereo @ 16,<br>22.050 and<br>24kHz*</b></p>
83 <td><p><b>Mono<br>Stereo @ 32,<br>44.1 and<br>48kHz</b></p>
182 HPI_SOURCENODE_ANALOG = 110, /**< analog input node. */
502 /** ASI504X mode 1. 12 outstream, 4 instream 0 to 48kHz sample rates
507 /** ASI504X mode 2. 4 outstreams, 4 instreams at 0 to 192kHz sample rates
512 /** ASI504X mode 3. 4 outstreams, 4 instreams at 0 to 192kHz sample rates
519 4 lineins -> 1 instream (1 to 8 channel streams) at 0-48kHz.
836 /** From a network interface e.g. Cobranet or Livewire at either 48 or 96kHz */
904 HPI_ERROR_NETWORK_TIMEOUT = 110,
/openbmc/linux/drivers/media/tuners/
H A Dqt1010.c146 /* 1a - set frequency: 125 kHz scale (max 3875 kHz)*/ in qt1010_set_params()
366 c->frequency = 545000000; /* Sigmatek DVB-110 545000000 */ in qt1010_init()
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dvlv_dsi_pll.c40 426, 469, 234, 373, 442, 221, 110, 311, 411, /* 62 - 70 */
54 pixel clock is converted from KHz to Hz */ in dsi_clk_from_pclk()
69 /* target_dsi_clk is expected in kHz */ in dsi_calc_mnp()
/openbmc/linux/arch/arm/boot/dts/renesas/
H A Dr8a7742.dtsi64 /* kHz - uV - OPPs unknown yet */
86 /* kHz - uV - OPPs unknown yet */
108 /* kHz - uV - OPPs unknown yet */
130 /* kHz - uV - OPPs unknown yet */
505 i2c-scl-internal-delay-ns = <110>;
547 i2c-scl-internal-delay-ns = <110>;
676 interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
677 <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
H A Dr8a7790.dtsi86 /* kHz - uV - OPPs unknown yet */
108 /* kHz - uV - OPPs unknown yet */
130 /* kHz - uV - OPPs unknown yet */
152 /* kHz - uV - OPPs unknown yet */
537 i2c-scl-internal-delay-ns = <110>;
579 i2c-scl-internal-delay-ns = <110>;
708 interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
709 <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
/openbmc/linux/Documentation/virt/kvm/x86/
H A Dtimekeeping.rst68 |------>| CLOCK OUT | ---------> 66.3 KHZ DRAM
212 The clock uses a 32.768kHz crystal, so bits 6-4 of register A should be
213 programmed to a 32kHz divider if the RTC is to count seconds.
234 010 = 32 kHz
236 110 = reset / disable
/openbmc/linux/drivers/gpu/drm/amd/include/
H A Datomfirmware.h1668 uint8_t reserved3[110];
2552 uint16_t PllGfxclkSpreadFreq; // kHz
2557 uint16_t DfllGfxclkSpreadFreq; // kHz
2562 uint16_t UclkSpreadFreq; // kHz
2567 uint16_t SocclkSpreadFreq; // kHz
2624 uint16_t pllgfxclkspreadfreq; // khz
2629 uint16_t uclkspreadfreq; // khz
2634 uint16_t fclkspreadfreq; // khz
2640 uint16_t fllgfxclkspreadfreq; // khz
2723 uint16_t PllGfxclkSpreadFreq; // kHz
[all …]

1234