Home
last modified time | relevance | path

Searched +full:0 +full:x6100 (Results 1 – 25 of 80) sorted by relevance

1234

/openbmc/u-boot/arch/arm/include/asm/arch-ls102xa/
H A Dls102xa_stream_id.h30 SET_LIODN_ENTRY_2("fsl,sec4.0-job-ring", liodnA, liodnB, \
33 CONFIG_SYS_FSL_SEC_OFFSET + 0x1000 + 0x1000 * jrnum), \
34 SET_LIODN_ENTRY_2("fsl,sec-v4.0-job-ring", liodnA, liodnB,\
37 CONFIG_SYS_FSL_SEC_OFFSET + 0x1000 + 0x1000 * jrnum)
41 SET_LIODN_ENTRY_1("fsl,sec4.0-rtic-memory", \
43 offsetof(ccsr_sec_t, rticliodnr[0x##rtic-0xa].ls) + \
45 CONFIG_SYS_FSL_SEC_OFFSET + 0x6100 + 0x20 * (0x##rtic-0xa)), \
46 SET_LIODN_ENTRY_1("fsl,sec-v4.0-rtic-memory", \
48 offsetof(ccsr_sec_t, rticliodnr[0x##rtic-0xa].ls) + \
50 CONFIG_SYS_FSL_SEC_OFFSET + 0x6100 + 0x20 * (0x##rtic-0xa))
[all …]
/openbmc/u-boot/include/
H A Dvxworks.h16 #define VXWORKS_PHYS_MEM_BASE 0x100000
19 #define X86_BOOT_LINE_OFFSET 0x1200
25 * 0x4a00 and 0x4000. At 0x4a00 it's an information table defined
26 * by VxWorks and the actual E820 table entries starts from 0x4000.
29 * = 2560 (0xa00) bytes in total. That's where VxWorks stores some
33 #define E820_DATA_OFFSET 0x4000
34 #define E820_INFO_OFFSET 0x4a00
37 #define E820_SIGNATURE 0x534d4150
51 * VxWorks bootloader stores its size at a pre-defined offset @ 0x5004.
57 #define BOOT_IMAGE_SIZE_OFFSET 0x5004
[all …]
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dpm2250.dtsi12 pmic@0 {
14 reg = <0x0 SPMI_USID>;
16 #size-cells = <0>;
20 reg = <0x800>;
24 interrupts-extended = <&spmi_bus 0x0 0x8 0 IRQ_TYPE_EDGE_BOTH>;
32 interrupts-extended = <&spmi_bus 0x0 0x8 1 IRQ_TYPE_EDGE_BOTH>;
41 reg = <0x6000>, <0x6100>;
43 interrupts-extended = <&spmi_bus 0x0 0x61 0x1 IRQ_TYPE_EDGE_RISING>;
48 reg = <0xc000>;
50 gpio-ranges = <&pm2250_gpios 0 0 10>;
[all …]
H A Dpmk8550.dtsi16 mode-recovery = <0x01>;
17 mode-bootloader = <0x02>;
22 pmk8550: pmic@0 {
24 reg = <0x0 SPMI_USID>;
26 #size-cells = <0>;
30 reg = <0x1300>, <0x800>;
35 interrupts = <0x0 0x13 0x7 IRQ_TYPE_EDGE_BOTH>;
42 interrupts = <0x0 0x13 0x6 IRQ_TYPE_EDGE_BOTH>;
49 reg = <0x6100>, <0x6200>;
51 interrupts = <0x0 0x62 0x1 IRQ_TYPE_EDGE_RISING>;
[all …]
H A Dpmk8350.dtsi13 #define PMK8350_SID 0
21 mode-recovery = <0x01>;
22 mode-bootloader = <0x02>;
31 #size-cells = <0>;
35 reg = <0x1300>, <0x800>;
40 interrupts = <PMK8350_SID 0x13 0x7 IRQ_TYPE_EDGE_BOTH>;
47 interrupts = <PMK8350_SID 0x13 0x6 IRQ_TYPE_EDGE_BOTH>;
54 reg = <0x3100>;
56 #size-cells = <0>;
57 interrupts = <PMK8350_SID 0x31 0x0 IRQ_TYPE_EDGE_RISING>;
[all …]
H A Dsa8540p-pmics.dtsi11 pmm8540a: pmic@0 {
13 reg = <0x0 SPMI_USID>;
15 #size-cells = <0>;
19 reg = <0x6000>, <0x6100>;
21 interrupts = <0x0 0x61 0x1 IRQ_TYPE_NONE>;
27 reg = <0xc000>;
29 gpio-ranges = <&pmm8540a_gpios 0 0 10>;
38 reg = <0x4 SPMI_USID>;
40 #size-cells = <0>;
44 reg = <0xb110>;
[all …]
H A Dpmm8155au_1.dtsi15 polling-delay = <0>;
22 hysteresis = <0>;
28 hysteresis = <0>;
34 hysteresis = <0>;
43 pmic@0 {
45 reg = <0x0 SPMI_USID>;
47 #size-cells = <0>;
51 reg = <0x0800>;
54 interrupts = <0x0 0x8 0x0 IRQ_TYPE_EDGE_BOTH>;
65 reg = <0x2400>;
[all …]
H A Dpm8998.dtsi35 pm8998_lsid0: pmic@0 {
37 reg = <0x0 SPMI_USID>;
39 #size-cells = <0>;
44 reg = <0x800>;
45 mode-bootloader = <0x2>;
46 mode-recovery = <0x1>;
50 interrupts = <0x0 0x8 0 IRQ_TYPE_EDGE_BOTH>;
58 interrupts = <0x0 0x8 1 IRQ_TYPE_EDGE_BOTH>;
67 reg = <0x2400>;
68 interrupts = <0x0 0x24 0x0 IRQ_TYPE_EDGE_RISING>;
[all …]
H A Dpm8953.dtsi12 polling-delay-passive = <0>;
13 polling-delay = <0>;
20 hysteresis = <0>;
26 hysteresis = <0>;
32 hysteresis = <0>;
41 pmic@0 {
43 reg = <0 SPMI_USID>;
45 #size-cells = <0>;
49 reg = <0x800>;
50 mode-bootloader = <0x2>;
[all …]
H A Dpmp8074.dtsi7 pmic@0 {
9 reg = <0x0 SPMI_USID>;
11 #size-cells = <0>;
15 reg = <0x3100>;
16 interrupts = <0x0 0x31 0x0 IRQ_TYPE_EDGE_RISING>;
18 #size-cells = <0>;
21 channel@0 {
86 reg = <0x6000>, <0x6100>;
88 interrupts = <0x0 0x61 0x1 IRQ_TYPE_NONE>;
95 reg = <0xc000>;
[all …]
H A Dpm8150.dtsi16 polling-delay = <0>;
23 hysteresis = <0>;
29 hysteresis = <0>;
35 hysteresis = <0>;
44 pm8150_0: pmic@0 {
46 reg = <0x0 SPMI_USID>;
48 #size-cells = <0>;
52 reg = <0x0800>;
53 mode-bootloader = <0x2>;
54 mode-recovery = <0x1>;
[all …]
H A Dpms405.dtsi36 pms405_0: pms405@0 {
38 reg = <0x0 SPMI_USID>;
40 #size-cells = <0>;
44 reg = <0xc000>;
46 gpio-ranges = <&pms405_gpios 0 0 12>;
54 reg = <0x0800>;
55 mode-bootloader = <0x2>;
56 mode-recovery = <0x1>;
60 interrupts = <0x0 0x8 0 IRQ_TYPE_EDGE_BOTH>;
69 reg = <0x2400>;
[all …]
H A Dpm6125.dtsi13 polling-delay = <0>;
20 hysteresis = <0>;
26 hysteresis = <0>;
32 hysteresis = <0>;
41 pmic@0 {
43 reg = <0x0 SPMI_USID>;
45 #size-cells = <0>;
49 reg = <0x800>;
50 mode-bootloader = <0x2>;
51 mode-recovery = <0x1>;
[all …]
H A Dpm8994.dtsi33 pmic@0 {
35 reg = <0x0 SPMI_USID>;
37 #size-cells = <0>;
41 reg = <0x6000>, <0x6100>;
43 interrupts = <0x0 0x61 0x1 IRQ_TYPE_EDGE_RISING>;
48 reg = <0x800>;
49 mode-bootloader = <0x2>;
50 mode-recovery = <0x1>;
54 interrupts = <0x0 0x8 0 IRQ_TYPE_EDGE_BOTH>;
62 interrupts = <0x0 0x8 1 IRQ_TYPE_EDGE_BOTH>;
[all …]
H A Dpm8950.dtsi15 pmic@0 {
17 reg = <0x0 SPMI_USID>;
19 #size-cells = <0>;
23 reg = <0x0800>;
24 mode-bootloader = <0x2>;
25 mode-recovery = <0x1>;
29 interrupts = <0x0 0x8 0 IRQ_TYPE_EDGE_BOTH>;
38 reg = <0x2400>;
39 interrupts = <0 0x24 0 IRQ_TYPE_EDGE_RISING>;
42 #thermal-sensor-cells = <0>;
[all …]
H A Dpm8916.dtsi9 pm8916_0: pmic@0 {
11 reg = <0x0 SPMI_USID>;
13 #size-cells = <0>;
17 reg = <0x800>;
18 mode-bootloader = <0x2>;
19 mode-recovery = <0x1>;
23 interrupts = <0x0 0x8 0 IRQ_TYPE_EDGE_BOTH>;
31 interrupts = <0x0 0x8 1 IRQ_TYPE_EDGE_BOTH>;
39 interrupts = <0x0 0x8 6 IRQ_TYPE_EDGE_RISING>;
46 reg = <0x1300>;
[all …]
/openbmc/u-boot/arch/powerpc/include/asm/
H A Dfsl_liodn.h20 .reg_offset[0] = offsetof(ccsr_gur_t, rio##port##liodnr) \
26 .reg_offset[0] = offsetof(ccsr_gur_t, rio##port##liodnr) \
34 .reg_offset[0] = offsetof(struct ccsr_rio, liodn) \
35 + (port - 1) * 0x200 \
70 { .compat[0] = name1, \
113 /* reg nodes for DMA start @ 0x300 */
116 CONFIG_SYS_MPC85xx_DMA##dmaNum##_OFFSET + 0x300)
127 SET_GUTS_LIODN("fsl,tdm1.0", liodn, tdmliodnr,\
148 SET_LIODN_ENTRY_2("fsl,pman", liodn, 0, \
159 /* enetNum is 0, 1, 2... so we + 8 for 1g to get to HW Port ID */
[all …]
/openbmc/linux/arch/arm/boot/dts/qcom/
H A Dpma8084.dtsi8 pma8084_0: pma8084@0 {
10 reg = <0x0 SPMI_USID>;
12 #size-cells = <0>;
16 reg = <0x6000>,
17 <0x6100>;
19 interrupts = <0x0 0x61 0x1 IRQ_TYPE_EDGE_RISING>;
24 reg = <0x800>;
25 interrupts = <0x0 0x8 0 IRQ_TYPE_EDGE_BOTH>;
32 reg = <0xc000>;
34 gpio-ranges = <&pma8084_gpios 0 0 22>;
[all …]
H A Dpm8226.dtsi11 polling-delay = <0>;
38 pm8226_0: pm8226@0 {
40 reg = <0x0 SPMI_USID>;
42 #size-cells = <0>;
46 reg = <0x800>;
50 interrupts = <0x0 0x8 0 IRQ_TYPE_EDGE_BOTH>;
58 interrupts = <0x0 0x8 1 IRQ_TYPE_EDGE_BOTH>;
67 reg = <0x1000>;
68 interrupts = <0x0 0x10 7 IRQ_TYPE_EDGE_BOTH>,
69 <0x0 0x10 5 IRQ_TYPE_EDGE_BOTH>,
[all …]
/openbmc/linux/arch/powerpc/boot/dts/fsl/
H A Dqoriq-sec4.0-0.dtsi2 * QorIQ Sec/Crypto 4.0 device tree stub [ controller @ offset 0x300000 ]
36 compatible = "fsl,sec-v4.0";
40 reg = <0x300000 0x10000>;
41 ranges = <0 0x300000 0x10000>;
42 interrupts = <92 2 0 0>;
45 compatible = "fsl,sec-v4.0-job-ring";
46 reg = <0x1000 0x1000>;
47 interrupts = <88 2 0 0>;
51 compatible = "fsl,sec-v4.0-job-ring";
52 reg = <0x2000 0x1000>;
[all …]
H A Dqoriq-sec5.0-0.dtsi2 * QorIQ Sec/Crypto 5.0 device tree stub [ controller @ offset 0x300000 ]
36 compatible = "fsl,sec-v5.0", "fsl,sec-v4.0";
40 reg = <0x300000 0x10000>;
41 ranges = <0 0x300000 0x10000>;
42 interrupts = <92 2 0 0>;
45 compatible = "fsl,sec-v5.0-job-ring",
46 "fsl,sec-v4.0-job-ring";
47 reg = <0x1000 0x1000>;
48 interrupts = <88 2 0 0>;
52 compatible = "fsl,sec-v5.0-job-ring",
[all …]
H A Dqoriq-sec4.2-0.dtsi2 * QorIQ Sec/Crypto 4.2 device tree stub [ controller @ offset 0x300000 ]
36 compatible = "fsl,sec-v4.2", "fsl,sec-v4.0";
40 reg = <0x300000 0x10000>;
41 ranges = <0 0x300000 0x10000>;
42 interrupts = <92 2 0 0>;
46 "fsl,sec-v4.0-job-ring";
47 reg = <0x1000 0x1000>;
48 interrupts = <88 2 0 0>;
53 "fsl,sec-v4.0-job-ring";
54 reg = <0x2000 0x1000>;
[all …]
H A Dqoriq-sec5.2-0.dtsi2 * QorIQ Sec/Crypto 5.2 device tree stub [ controller @ offset 0x300000 ]
36 compatible = "fsl,sec-v5.2", "fsl,sec-v5.0", "fsl,sec-v4.0";
40 reg = <0x300000 0x10000>;
41 ranges = <0 0x300000 0x10000>;
42 interrupts = <92 2 0 0>;
46 "fsl,sec-v5.0-job-ring",
47 "fsl,sec-v4.0-job-ring";
48 reg = <0x1000 0x1000>;
49 interrupts = <88 2 0 0>;
54 "fsl,sec-v5.0-job-ring",
[all …]
/openbmc/linux/drivers/media/dvb-frontends/
H A Dstv6111.c37 { 2572, 0 },
73 { 1548, 0 },
109 { 4870, 0x3000 },
110 { 4850, 0x3C00 },
111 { 4800, 0x4500 },
112 { 4750, 0x4800 },
113 { 4700, 0x4B00 },
114 { 4650, 0x4D00 },
115 { 4600, 0x4F00 },
116 { 4550, 0x5100 },
[all …]
/openbmc/linux/sound/soc/codecs/
H A Drt711-sdca-sdw.h15 { 0x201a, 0x00 },
16 { 0x201e, 0x00 },
17 { 0x201f, 0x00 },
18 { 0x2020, 0x00 },
19 { 0x2021, 0x00 },
20 { 0x2022, 0x00 },
21 { 0x2023, 0x00 },
22 { 0x2024, 0x00 },
23 { 0x2025, 0x01 },
24 { 0x2026, 0x00 },
[all …]

1234