Home
last modified time | relevance | path

Searched +full:0 +full:x30000 (Results 1 – 25 of 420) sorted by relevance

12345678910>>...17

/openbmc/qemu/tests/qemu-iotests/
H A D031.out8 magic 0x514649fb
10 backing_file_offset 0x0
11 backing_file_size 0x0
14 crypt_method 0
16 l1_table_offset 0x30000
17 refcount_table_offset 0x10000
19 nb_snapshots 0
20 snapshot_offset 0x0
28 magic 0x12345678 (<unknown>)
36 magic 0x514649fb
[all …]
H A D31231 seq=`basename $0`
38 _rm_test_img "$TEST_IMG.0"
44 trap "_cleanup; exit \$status" 0 1 2 3 15
60 TEST_IMG="$TEST_IMG.0" _make_test_img -o cluster_size=64k 10M
66 quorum="$quorum,file.children.0.file.filename=$TEST_IMG.0"
69 quorum="$quorum,file.children.0.driver=$IMGFMT"
87 # Three data regions, the largest one (0x30000) will be picked, end result:
88 # offset 0x10000, length 0x30000 -> data
89 $QEMU_IO -c "write -P 0 $((0x10000)) $((0x10000))" "$TEST_IMG.0" | _filter_qemu_io
90 $QEMU_IO -c "write -P 0 $((0x10000)) $((0x30000))" "$TEST_IMG.1" | _filter_qemu_io
[all …]
H A D061.out6 wrote 131072/131072 bytes at offset 0
8 magic 0x514649fb
10 backing_file_offset 0x0
11 backing_file_size 0x0
14 crypt_method 0
16 l1_table_offset 0x30000
17 refcount_table_offset 0x10000
19 nb_snapshots 0
20 snapshot_offset 0x0
22 compatible_features [0]
[all …]
H A D176.out3 === Test pass snapshot.0 ===
30 0x7ffd0000 0x30000 TEST_DIR/t.IMGFMT.base
32 0x7ffd0000 0x10000 TEST_DIR/t.IMGFMT.base
33 0x7ffe0000 0x20000 TEST_DIR/t.IMGFMT.itmd
34 0x83400000 0x200 TEST_DIR/t.IMGFMT.itmd
36 0x7ffd0000 0x10000 TEST_DIR/t.IMGFMT.base
37 0x7ffe0000 0x20000 TEST_DIR/t.IMGFMT.itmd
38 0x83400000 0x200 TEST_DIR/t.IMGFMT.itmd
70 0x7ffd0000 0x30000 TEST_DIR/t.IMGFMT.base
72 0x7ffd0000 0x10000 TEST_DIR/t.IMGFMT.base
[all …]
H A D097.out3 === Test pass 0 ===
30 0x7ffd0000 0x30000 TEST_DIR/t.IMGFMT.base
32 0x7ffd0000 0x10000 TEST_DIR/t.IMGFMT.base
33 0x7ffe0000 0x20000 TEST_DIR/t.IMGFMT.itmd
34 0x83400000 0x200 TEST_DIR/t.IMGFMT.itmd
36 0x7ffd0000 0x10000 TEST_DIR/t.IMGFMT.base
37 0x7ffe0000 0x20000 TEST_DIR/t.IMGFMT.itmd
38 0x83400000 0x200 TEST_DIR/t.IMGFMT.itmd
67 0x7ffd0000 0x30000 TEST_DIR/t.IMGFMT.base
69 0x7ffd0000 0x10000 TEST_DIR/t.IMGFMT.base
[all …]
/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/subdev/pci/
H A Dgk104.c29 return (nvkm_rd32(pci->subdev.device, 0x8c1c0) & 0x4) == 0x4 ? 2 : 1; in gk104_pcie_version_supported()
40 nvkm_mask(device, 0x8c1c0, 0x30000, 0x10000); in gk104_pcie_set_cap_speed()
44 nvkm_mask(device, 0x8c1c0, 0x30000, 0x20000); in gk104_pcie_set_cap_speed()
48 nvkm_mask(device, 0x8c1c0, 0x30000, 0x30000); in gk104_pcie_set_cap_speed()
58 if (speed == 0) in gk104_pcie_cap_speed()
62 int speed2 = nvkm_rd32(pci->subdev.device, 0x8c1c0) & 0x30000; in gk104_pcie_cap_speed()
64 case 0x00000: in gk104_pcie_cap_speed()
65 case 0x10000: in gk104_pcie_cap_speed()
67 case 0x20000: in gk104_pcie_cap_speed()
69 case 0x30000: in gk104_pcie_cap_speed()
[all …]
H A Dg84.c39 return (nvkm_rd32(device, 0x00154c) & 0x1) + 1; in g84_pcie_version()
46 nvkm_mask(device, 0x00154c, 0x1, (ver >= 2 ? 0x1 : 0x0)); in g84_pcie_set_version()
53 nvkm_mask(device, 0x00154c, 0x80, full_speed ? 0x80 : 0x0); in g84_pcie_set_cap_speed()
59 u32 reg_v = nvkm_pci_rd32(pci, 0x88) & 0x30000; in g84_pcie_cur_speed()
61 case 0x30000: in g84_pcie_cur_speed()
63 case 0x20000: in g84_pcie_cur_speed()
65 case 0x10000: in g84_pcie_cur_speed()
74 u32 reg_v = nvkm_pci_rd32(pci, 0x460) & 0x3300; in g84_pcie_max_speed()
75 if (reg_v == 0x2200) in g84_pcie_max_speed()
86 mask_value = 0x20; in g84_pcie_set_link_speed()
[all …]
/openbmc/linux/arch/arm64/boot/dts/apple/
H A Dt6002.dtsi70 reg = <0x0 0x800>;
72 cpu-release-addr = <0 0>; /* To be filled by loader */
74 i-cache-size = <0x20000>;
75 d-cache-size = <0x10000>;
84 reg = <0x0 0x801>;
86 cpu-release-addr = <0 0>; /* To be filled by loader */
88 i-cache-size = <0x20000>;
89 d-cache-size = <0x10000>;
98 reg = <0x0 0x10900>;
100 cpu-release-addr = <0 0>; /* To be filled by loader */
[all …]
H A Dt600x-common.dtsi16 #size-cells = <0>;
59 cpu_e00: cpu@0 {
62 reg = <0x0 0x0>;
64 cpu-release-addr = <0 0>; /* To be filled by loader */
66 i-cache-size = <0x20000>;
67 d-cache-size = <0x10000>;
76 reg = <0x0 0x1>;
78 cpu-release-addr = <0 0>; /* To be filled by loader */
80 i-cache-size = <0x20000>;
81 d-cache-size = <0x10000>;
[all …]
/openbmc/linux/drivers/accel/habanalabs/include/goya/asic_reg/
H A Dcpu_ca53_cfg_masks.h23 #define CPU_CA53_CFG_ARM_CFG_AA64NAA32_SHIFT 0
24 #define CPU_CA53_CFG_ARM_CFG_AA64NAA32_MASK 0x3
26 #define CPU_CA53_CFG_ARM_CFG_END_MASK 0x30
28 #define CPU_CA53_CFG_ARM_CFG_TE_MASK 0x300
30 #define CPU_CA53_CFG_ARM_CFG_VINITHI_MASK 0x3000
33 #define CPU_CA53_CFG_RST_ADDR_LSB_VECTOR_SHIFT 0
34 #define CPU_CA53_CFG_RST_ADDR_LSB_VECTOR_MASK 0xFFFFFFFF
37 #define CPU_CA53_CFG_RST_ADDR_MSB_VECTOR_SHIFT 0
38 #define CPU_CA53_CFG_RST_ADDR_MSB_VECTOR_MASK 0xFF
41 #define CPU_CA53_CFG_ARM_RST_CONTROL_NCPUPORESET_SHIFT 0
[all …]
/openbmc/linux/arch/powerpc/boot/dts/fsl/
H A Dpq3-sec4.4-0.dtsi2 * PQ3 Sec/Crypto 4.4 device tree stub [ controller @ offset 0x30000 ]
36 compatible = "fsl,sec-v4.4", "fsl,sec-v4.0";
40 ranges = <0x0 0x30000 0x10000>;
41 reg = <0x30000 0x10000>;
42 interrupts = <58 2 0 0>;
45 compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
46 reg = <0x1000 0x1000>;
47 interrupts = <45 2 0 0>;
51 compatible = "fsl,sec-v4.4-job-ring", "fsl,sec-v4.0-job-ring";
52 reg = <0x2000 0x1000>;
[all …]
H A Dpq3-sec2.1-0.dtsi2 * PQ3 Sec/Crypto 2.1 device tree stub [ controller @ offset 0x30000 ]
36 compatible = "fsl,sec2.1", "fsl,sec2.0";
37 reg = <0x30000 0x10000>;
38 interrupts = <45 2 0 0>;
41 fsl,exec-units-mask = <0xfe>;
42 fsl,descriptor-types-mask = <0x12b0ebf>;
H A Dpq3-sec3.0-0.dtsi2 * PQ3 Sec/Crypto 3.0 device tree stub [ controller @ offset 0x30000 ]
36 compatible = "fsl,sec3.0",
38 "fsl,sec2.0";
39 reg = <0x30000 0x10000>;
40 interrupts = <45 2 0 0 58 2 0 0>;
43 fsl,exec-units-mask = <0x9fe>;
44 fsl,descriptor-types-mask = <0x3ab0ebf>;
H A Dpq3-sec3.3-0.dtsi2 * PQ3 Sec/Crypto 3.3 device tree stub [ controller @ offset 0x30000 ]
36 compatible = "fsl,sec3.3", "fsl,sec3.1", "fsl,sec3.0",
38 "fsl,sec2.0";
39 reg = <0x30000 0x10000>;
40 interrupts = <45 2 0 0 58 2 0 0>;
43 fsl,exec-units-mask = <0x97c>;
44 fsl,descriptor-types-mask = <0x3a30abf>;
H A Dpq3-sec3.1-0.dtsi2 * PQ3 Sec/Crypto 3.1 device tree stub [ controller @ offset 0x30000 ]
36 compatible = "fsl,sec3.1", "fsl,sec3.0",
38 "fsl,sec2.0";
39 reg = <0x30000 0x10000>;
40 interrupts = <45 2 0 0 58 2 0 0>;
43 fsl,exec-units-mask = <0xbfe>;
44 fsl,descriptor-types-mask = <0x3ab0ebf>;
/openbmc/linux/arch/s390/include/asm/
H A Dspinlock.h50 return lock.lock == 0; in arch_spin_value_unlocked()
55 return READ_ONCE(lp->lock) != 0; in arch_spin_is_locked()
61 return likely(__atomic_cmpxchg_bool(&lp->lock, 0, SPINLOCK_LOCKVAL)); in arch_spin_trylock_once()
82 ALTERNATIVE("nop", ".insn rre,0xb2fa0000,7,0", 49) /* NIAI 7 */ in arch_spin_unlock()
83 " sth %1,%0\n" in arch_spin_unlock()
85 : "d" (0) : "cc", "memory"); in arch_spin_unlock()
110 if (old & 0xffff0000) in arch_read_lock()
121 if (!__atomic_cmpxchg_bool(&rw->cnts, 0, 0x30000)) in arch_write_lock()
127 __atomic_add_barrier(-0x30000, &rw->cnts); in arch_write_unlock()
136 return (!(old & 0xffff0000) && in arch_read_trylock()
[all …]
/openbmc/linux/arch/mips/boot/dts/ralink/
H A Drt2880_eval.dts10 memory@0 {
12 reg = <0x8000000 0x2000000>;
21 reg = <0x1f000000 0x400000>;
28 partition@0 {
30 reg = <0x0 0x30000>;
35 reg = <0x30000 0x10000>;
40 reg = <0x40000 0x10000>;
45 reg = <0x50000 0x3b0000>;
H A Drt3052_eval.dts10 memory@0 {
12 reg = <0x0 0x2000000>;
21 reg = <0x1f000000 0x800000>;
28 partition@0 {
30 reg = <0x0 0x30000>;
35 reg = <0x30000 0x10000>;
40 reg = <0x40000 0x10000>;
45 reg = <0x50000 0x7b0000>;
H A Dmt7621-gnubee-gb-pc1.dts13 memory@0 {
15 reg = <0x00000000 0x1c000000>,
16 <0x20000000 0x04000000>;
57 flash@0 {
61 reg = <0>;
65 partition@0 {
67 reg = <0x0 0x30000>;
73 reg = <0x30000 0x10000>;
79 reg = <0x40000 0x10000>;
85 reg = <0x50000 0x1fb0000>;
[all …]
H A Dmt7621-gnubee-gb-pc2.dts13 memory@0 {
15 reg = <0x00000000 0x1c000000>,
16 <0x20000000 0x04000000>;
77 flash@0 {
81 reg = <0>;
85 partition@0 {
87 reg = <0x0 0x30000>;
93 reg = <0x30000 0x10000>;
99 reg = <0x40000 0x10000>;
105 reg = <0x50000 0x1fb0000>;
[all …]
/openbmc/qemu/tests/unit/
H A Dtest-resv-mem.c16 #define DEBUG 0
22 int i = 0; in print_ranges()
31 printf("%s rev[%i] = [0x%"PRIx64",0x%"PRIx64"]\n", in print_ranges()
95 in = insert_sorted_range(in, 0x10000, UINT64_MAX); in check_range_reverse_array()
96 expected = insert_sorted_range(expected, 0x0, 0xFFFF); in check_range_reverse_array()
97 run_range_inverse_array("test1", &in, &expected, 0x0, UINT64_MAX); in check_range_reverse_array()
101 in = insert_sorted_range(in, 0x10000, 0xFFFFFFFFFFFF); in check_range_reverse_array()
102 expected = insert_sorted_range(expected, 0x0, 0xFFFF); in check_range_reverse_array()
103 expected = insert_sorted_range(expected, 0x1000000000000, UINT64_MAX); in check_range_reverse_array()
104 run_range_inverse_array("test1", &in, &expected, 0x0, UINT64_MAX); in check_range_reverse_array()
[all …]
/openbmc/linux/drivers/clk/imx/
H A Dclk-imx8qxp-lpcg.h11 #define LSIO_PWM_0_LPCG 0x00000
12 #define LSIO_PWM_1_LPCG 0x10000
13 #define LSIO_PWM_2_LPCG 0x20000
14 #define LSIO_PWM_3_LPCG 0x30000
15 #define LSIO_PWM_4_LPCG 0x40000
16 #define LSIO_PWM_5_LPCG 0x50000
17 #define LSIO_PWM_6_LPCG 0x60000
18 #define LSIO_PWM_7_LPCG 0x70000
19 #define LSIO_GPIO_0_LPCG 0x80000
20 #define LSIO_GPIO_1_LPCG 0x90000
[all …]
/openbmc/linux/arch/arm/boot/dts/marvell/
H A Dkirkwood-dir665.dts18 reg = <0x00000000 0x8000000>; /* 128 MB */
28 pinctrl-0 =< &pmx_led_usb
81 flash@0 {
86 reg = <0>;
88 partition@0 {
90 reg = <0x0 0x30000>;
96 reg = <0x30000 0x10000>;
102 reg = <0x40000 0x180000>;
107 reg = <0x1c0000 0xe00000>;
112 reg = <0xfc0000 0x10000>;
[all …]
H A Dorion5x-linkstation.dtsi55 ranges = <MBUS_ID(0xf0, 0x01) 0 0xf1000000 0x100000>,
56 <MBUS_ID(0x09, 0x00) 0 0xf2200000 0x800>,
57 <MBUS_ID(0x01, 0x0f) 0 0xf4000000 0x40000>;
67 #size-cells = <0>;
68 pinctrl-0 = <&pmx_power_usb &pmx_power_hdd>;
109 flash@0 {
111 reg = <0 0x40000>;
119 header@0 {
120 reg = <0 0x30000>;
125 reg = <0x30000 0xF000>;
[all …]
/openbmc/u-boot/doc/SPI/
H A DREADME.ti_qspi_dra_test11 U-Boot# mmc dev 0
13 U-Boot# fatload mmc 0 0x82000000 MLO
16 U-Boot# fatload mmc 0 0x83000000 u-boot.img
23 U-Boot# sf probe 0
25 U-Boot# sf erase 0 0x10000
26 SF: 65536 bytes @ 0x0 Erased: OK
27 U-Boot# sf erase 0x20000 0x10000
28 SF: 65536 bytes @ 0x20000 Erased: OK
29 U-Boot# sf erase 0x30000 0x10000
30 SF: 65536 bytes @ 0x30000 Erased: OK
[all …]

12345678910>>...17