Home
last modified time | relevance | path

Searched +full:0 +full:ms (Results 1 – 25 of 1091) sorted by relevance

12345678910>>...44

/openbmc/linux/drivers/scsi/
H A Dmesh.c62 static int sync_targets = 0xff;
63 static int resel_targets = 0xff;
64 static int debug_targets = 0; /* print debug for these targets */
67 module_param(sync_rate, int, 0);
68 MODULE_PARM_DESC(sync_rate, "Synchronous rate (0..10, 0=async)");
69 module_param(sync_targets, int, 0);
71 module_param(resel_targets, int, 0);
75 module_param(init_reset_delay, int, 0);
76 MODULE_PARM_DESC(init_reset_delay, "Initial bus reset delay (0=no reset)");
79 static int mesh_sync_offset = 0;
[all …]
/openbmc/linux/drivers/spi/
H A Dspi-mpc52xx.c34 #define SPI_CTRL1 0x00
41 #define SPI_CTRL1_LSBFE (1 << 0)
43 #define SPI_CTRL2 0x01
44 #define SPI_BRR 0x04
46 #define SPI_STATUS 0x05
51 #define SPI_DATA 0x09
52 #define SPI_PORTDATA 0x0d
53 #define SPI_DATADIR 0x10
56 #define FSM_STOP 0 /* Nothing more for the state machine to */
86 int (*state)(int irq, struct mpc52xx_spi *ms, u8 status, u8 data);
[all …]
/openbmc/qemu/hw/riscv/
H A Dnuma.c28 static bool numa_enabled(const MachineState *ms) in numa_enabled() argument
30 return (ms->numa_state && ms->numa_state->num_nodes) ? true : false; in numa_enabled()
33 int riscv_socket_count(const MachineState *ms) in riscv_socket_count() argument
35 return (numa_enabled(ms)) ? ms->numa_state->num_nodes : 1; in riscv_socket_count()
38 int riscv_socket_first_hartid(const MachineState *ms, int socket_id) in riscv_socket_first_hartid() argument
40 int i, first_hartid = ms->smp.cpus; in riscv_socket_first_hartid()
42 if (!numa_enabled(ms)) { in riscv_socket_first_hartid()
43 return (!socket_id) ? 0 : -1; in riscv_socket_first_hartid()
46 for (i = 0; i < ms->smp.cpus; i++) { in riscv_socket_first_hartid()
47 if (ms->possible_cpus->cpus[i].props.node_id != socket_id) { in riscv_socket_first_hartid()
[all …]
H A Dvirt.c72 [VIRT_DEBUG] = { 0x0, 0x100 },
73 [VIRT_MROM] = { 0x1000, 0xf000 },
74 [VIRT_TEST] = { 0x100000, 0x1000 },
75 [VIRT_RTC] = { 0x101000, 0x1000 },
76 [VIRT_CLINT] = { 0x2000000, 0x10000 },
77 [VIRT_ACLINT_SSWI] = { 0x2F00000, 0x4000 },
78 [VIRT_PCIE_PIO] = { 0x3000000, 0x10000 },
79 [VIRT_PLATFORM_BUS] = { 0x4000000, 0x2000000 },
80 [VIRT_PLIC] = { 0xc000000, VIRT_PLIC_SIZE(VIRT_CPUS_MAX * 2) },
81 [VIRT_APLIC_M] = { 0xc000000, APLIC_SIZE(VIRT_CPUS_MAX) },
[all …]
/openbmc/linux/drivers/md/
H A Ddm-raid1.c31 #define DM_RAID1_HANDLE_ERRORS 0x01
32 #define DM_RAID1_KEEP_LOG 0x02
51 struct mirror_set *ms; member
99 struct mirror_set *ms = context; in wakeup_mirrord() local
101 queue_work(ms->kmirrord_wq, &ms->kmirrord_work); in wakeup_mirrord()
106 struct mirror_set *ms = from_timer(ms, t, timer); in delayed_wake_fn() local
108 clear_bit(0, &ms->timer_pending); in delayed_wake_fn()
109 wakeup_mirrord(ms); in delayed_wake_fn()
112 static void delayed_wake(struct mirror_set *ms) in delayed_wake() argument
114 if (test_and_set_bit(0, &ms->timer_pending)) in delayed_wake()
[all …]
/openbmc/telemetry/tests/src/
H A Dtest_numeric_threshold.cpp46 for (size_t idx = 0; idx < sensorMocks.size(); idx++) in SetUp()
52 makeThreshold(0ms, numeric::Direction::increasing, 90.0, in SetUp()
72 EXPECT_CALL(actionMock, commit(_, _, _, _, _)).Times(0); in TEST_F()
78 numeric::Type::upperCritical, 0, numeric::Direction::increasing, 90.0); in TEST_F()
91 Milliseconds sleepAfter = 0ms) : in UpdateParams()
103 Milliseconds waitMin = 0ms) : in ExpectedParams()
146 *os << "{ DwellTime: " << o.dwellTime.count() << "ms "; in PrintTo()
150 size_t idx = 0; in PrintTo()
160 << ", SleepAfter: " << sleepAfter.count() << "ms }, "; in PrintTo()
166 << ", waitMin: " << waitMin.count() << "ms }, "; in PrintTo()
[all …]
H A Dtest_discrete_threshold.cpp48 for (size_t idx = 0; idx < sensorMocks.size(); idx++) in SetUp()
54 sut = makeThreshold(0ms, "90.0", discrete::Severity::critical); in SetUp()
73 EXPECT_CALL(actionMock, commit(_, _, _, _, _)).Times(0); in TEST_F()
86 sut = makeThreshold(0ms, GetParam(), discrete::Severity::critical); in TEST_P()
88 "treshold name", discrete::Severity::critical, 0, GetParam()); in TEST_P()
102 EXPECT_THROW(makeThreshold(0ms, GetParam()), std::invalid_argument); in TEST_P()
112 auto sut = makeThreshold(0ms, "12.3", discrete::Severity::ok, "non-empty"); in TEST_F()
121 auto sut = makeThreshold(0ms, "12.3", discrete::Severity::ok, ""); in TEST_F()
137 Milliseconds sleepAfter = 0ms) : in UpdateParams()
149 Milliseconds waitMin = 0ms) : in ExpectedParams()
[all …]
/openbmc/linux/include/crypto/
H A Dgf128mul.h66 * are left and the lsb's are right. char b[16] is an array and b[0] is
70 * b[0] b[1] b[2] b[3] b[13] b[14] b[15]
76 * like 11100001 00000000 .... 00000000 = { 0xE1, 0x00, }.
83 * b[15] = 0x87 and the rest is 0. LRW uses this convention and bbe
92 * primitive polynomial is b[0] = 0x87.
105 * MS x[0] LS MS x[1] LS
106 * ms ls ms ls ms ls ms ls ms ls ms ls ms ls ms ls
109 * MS x[2] LS MS x[3] LS
110 * ms ls ms ls ms ls ms ls ms ls ms ls ms ls ms ls
115 * MS x[0] LS MS x[1] LS
[all …]
/openbmc/qemu/hw/loongarch/
H A Dvirt.c88 qdev_prop_set_uint16(dev, "id0", 0x89); in virt_flash_create1()
89 qdev_prop_set_uint16(dev, "id1", 0x18); in virt_flash_create1()
90 qdev_prop_set_uint16(dev, "id2", 0x00); in virt_flash_create1()
91 qdev_prop_set_uint16(dev, "id3", 0x00); in virt_flash_create1()
101 lvms->flash[0] = virt_flash_create1(lvms, "virt.flash0", "pflash0"); in virt_flash_create()
125 sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0)); in virt_flash_map1()
131 PFlashCFI01 *flash0 = lvms->flash[0]; in virt_flash_map()
141 MachineState *ms = MACHINE(lvms); in fdt_add_cpuic_node() local
144 *cpuintc_phandle = qemu_fdt_alloc_phandle(ms->fdt); in fdt_add_cpuic_node()
146 qemu_fdt_add_subnode(ms->fdt, nodename); in fdt_add_cpuic_node()
[all …]
/openbmc/qemu/hw/core/
H A Dmachine-smp.c31 static char *cpu_hierarchy_to_string(MachineState *ms) in cpu_hierarchy_to_string() argument
33 MachineClass *mc = MACHINE_GET_CLASS(ms); in cpu_hierarchy_to_string()
37 g_string_append_printf(s, "drawers (%u) * ", ms->smp.drawers); in cpu_hierarchy_to_string()
41 g_string_append_printf(s, "books (%u) * ", ms->smp.books); in cpu_hierarchy_to_string()
44 g_string_append_printf(s, "sockets (%u)", ms->smp.sockets); in cpu_hierarchy_to_string()
47 g_string_append_printf(s, " * dies (%u)", ms->smp.dies); in cpu_hierarchy_to_string()
51 g_string_append_printf(s, " * clusters (%u)", ms->smp.clusters); in cpu_hierarchy_to_string()
55 g_string_append_printf(s, " * modules (%u)", ms->smp.modules); in cpu_hierarchy_to_string()
58 g_string_append_printf(s, " * cores (%u)", ms->smp.cores); in cpu_hierarchy_to_string()
59 g_string_append_printf(s, " * threads (%u)", ms->smp.threads); in cpu_hierarchy_to_string()
[all …]
H A Dnuma.c48 .desc = { { 0 } } /* validated with OptsVisitor */
62 static void parse_numa_node(MachineState *ms, NumaNodeOptions *node, in parse_numa_node() argument
68 MachineClass *mc = MACHINE_GET_CLASS(ms); in parse_numa_node()
69 unsigned int max_cpus = ms->smp.max_cpus; in parse_numa_node()
70 NodeInfo *numa_info = ms->numa_state->nodes; in parse_numa_node()
75 nodenr = ms->numa_state->num_nodes; in parse_numa_node()
95 if (!ms->numa_state->hmat_enabled) { in parse_numa_node()
104 "between 0 and %d", node->initiator, in parse_numa_node()
121 props = mc->cpu_index_to_instance_props(ms, cpus->value); in parse_numa_node()
124 machine_set_cpu_numa_node(ms, &props, &err); in parse_numa_node()
[all …]
H A Dmachine.c89 { "virtio-rng-pci", "vectors", "0" },
90 { "virtio-rng-pci-transitional", "vectors", "0" },
91 { "virtio-rng-pci-non-transitional", "vectors", "0" },
183 { "virtio-balloon-device", "qemu-4-0-config-size", "true" },
200 { "virtio-balloon-device", "qemu-4-0-config-size", "false" },
240 { "fw_cfg_mem", "x-file-slots", "0x10" },
241 { "fw_cfg_io", "x-file-slots", "0x10" },
256 { "ioapic", "version", "0x11" },
292 MachineState *ms = MACHINE(obj); in machine_get_kernel() local
294 return g_strdup(ms->kernel_filename); in machine_get_kernel()
[all …]
/openbmc/linux/tools/testing/selftests/tc-testing/tc-tests/qdiscs/
H A Dnetem.json16 "expExitCode": "0",
18 "matchPattern": "qdisc netem 1: root refcnt [0-9]+ limit",
39 "expExitCode": "0",
41 "matchPattern": "qdisc netem 1: root refcnt [0-9]+ limit 200",
61 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root netem delay 100ms",
62 "expExitCode": "0",
64 "matchPattern": "qdisc netem 1: root refcnt [0-9]+ .*delay 100ms",
84 …"cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root netem delay 100ms 10ms distribution norma…
85 "expExitCode": "0",
87 "matchPattern": "qdisc netem 1: root refcnt [0-9]+ .*delay 100ms 10ms corrupt 1%",
[all …]
H A Dcodel.json16 "expExitCode": "0",
18 "matchPattern": "qdisc codel 1: root refcnt [0-9]+ limit 1000p target 5ms interval 100ms",
39 "expExitCode": "0",
41 "matchPattern": "qdisc codel 1: root refcnt [0-9]+ limit 1500p target 5ms interval 100ms",
61 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root codel target 100ms",
62 "expExitCode": "0",
64 "matchPattern": "qdisc codel 1: root refcnt [0-9]+ limit 1000p target 100ms interval 100ms",
84 "cmdUnderTest": "$TC qdisc add dev $DUMMY handle 1: root codel interval 20ms",
85 "expExitCode": "0",
87 "matchPattern": "qdisc codel 1: root refcnt [0-9]+ limit 1000p target 5ms interval 20ms",
[all …]
H A Dfq_codel.json16 "expExitCode": "0",
18 …chPattern": "qdisc fq_codel 1: root refcnt [0-9]+ limit 10240p flows 1024 quantum.*target 5ms inte…
39 "expExitCode": "0",
41 …tchPattern": "qdisc fq_codel 1: root refcnt [0-9]+ limit 1000p flows 1024 quantum.*target 5ms inte…
62 "expExitCode": "0",
64 …chPattern": "qdisc fq_codel 1: root refcnt [0-9]+ limit 10240p flows 1024 quantum.*target 5ms inte…
85 "expExitCode": "0",
87 …chPattern": "qdisc fq_codel 1: root refcnt [0-9]+ limit 10240p flows 1024 quantum.*target 2ms inte…
108 "expExitCode": "0",
110 …tchPattern": "qdisc fq_codel 1: root refcnt [0-9]+ limit 10240p flows 1024 quantum.*target 5ms int…
[all …]
/openbmc/qemu/hw/mem/
H A Dmemory-device.c53 return 0; in memory_device_addr_sort()
68 return 0; in memory_device_build_list()
85 static unsigned int get_reserved_memslots(MachineState *ms) in get_reserved_memslots() argument
87 if (ms->device_memory->used_memslots > in get_reserved_memslots()
88 ms->device_memory->required_memslots) { in get_reserved_memslots()
90 return 0; in get_reserved_memslots()
92 return ms->device_memory->required_memslots - in get_reserved_memslots()
93 ms->device_memory->used_memslots; in get_reserved_memslots()
99 return 0; in memory_devices_get_reserved_memslots()
113 static unsigned int memory_device_memslot_decision_limit(MachineState *ms, in memory_device_memslot_decision_limit() argument
[all …]
/openbmc/linux/kernel/
H A Dmodule_signature.c17 * @ms: Signature to check.
18 * @file_len: Size of the file to which @ms is appended.
21 int mod_check_sig(const struct module_signature *ms, size_t file_len, in mod_check_sig() argument
24 if (be32_to_cpu(ms->sig_len) >= file_len - sizeof(*ms)) in mod_check_sig()
27 if (ms->id_type != PKEY_ID_PKCS7) { in mod_check_sig()
33 if (ms->algo != 0 || in mod_check_sig()
34 ms->hash != 0 || in mod_check_sig()
35 ms->signer_len != 0 || in mod_check_sig()
36 ms->key_id_len != 0 || in mod_check_sig()
37 ms->__pad[0] != 0 || in mod_check_sig()
[all …]
/openbmc/linux/lib/zstd/compress/
H A Dzstd_lazy.c20 ZSTD_updateDUBT(ZSTD_matchState_t* ms, in ZSTD_updateDUBT() argument
24 const ZSTD_compressionParameters* const cParams = &ms->cParams; in ZSTD_updateDUBT()
25 U32* const hashTable = ms->hashTable; in ZSTD_updateDUBT()
28 U32* const bt = ms->chainTable; in ZSTD_updateDUBT()
32 const BYTE* const base = ms->window.base; in ZSTD_updateDUBT()
34 U32 idx = ms->nextToUpdate; in ZSTD_updateDUBT()
38 idx, target, ms->window.dictLimit); in ZSTD_updateDUBT()
42 assert(idx >= ms->window.dictLimit); /* condition for valid base+idx */ in ZSTD_updateDUBT()
55 ms->nextToUpdate = target; in ZSTD_updateDUBT()
64 ZSTD_insertDUBT1(const ZSTD_matchState_t* ms, in ZSTD_insertDUBT1() argument
[all …]
/openbmc/linux/drivers/hid/
H A Dhid-microsoft.c22 #define MS_HIDINPUT BIT(0)
41 #define ENABLE_WEAK BIT(0)
62 struct ms_data *ms = hid_get_drvdata(hdev); in ms_report_fixup() local
63 unsigned long quirks = ms->quirks; in ms_report_fixup()
69 if ((quirks & MS_RDESC) && *rsize == 571 && rdesc[557] == 0x19 && in ms_report_fixup()
70 rdesc[559] == 0x29) { in ms_report_fixup()
72 rdesc[557] = 0x35; in ms_report_fixup()
73 rdesc[559] = 0x45; in ms_report_fixup()
89 * the MS office kb labelled "Office Home" and "Task Pane". in ms_ergonomy_kb_quirk()
91 case 0x29d: in ms_ergonomy_kb_quirk()
[all …]
/openbmc/qemu/hw/arm/
H A Dvirt.c148 * 0..128MB is space for a flash device so we can run bootrom code such as UEFI.
156 * Note that devices should generally be placed at multiples of 0x10000,
160 /* Space up to 0x8000000 is reserved for a boot ROM */
161 [VIRT_FLASH] = { 0, 0x08000000 },
162 [VIRT_CPUPERIPHS] = { 0x08000000, 0x00020000 },
164 [VIRT_GIC_DIST] = { 0x08000000, 0x00010000 },
165 [VIRT_GIC_CPU] = { 0x08010000, 0x00010000 },
166 [VIRT_GIC_V2M] = { 0x08020000, 0x00001000 },
167 [VIRT_GIC_HYP] = { 0x08030000, 0x00010000 },
168 [VIRT_GIC_VCPU] = { 0x08040000, 0x00010000 },
[all …]
/openbmc/linux/sound/pci/ice1712/
H A Dwm8776.c21 u8 bus_data = data & 0xff; /* remaining 8 data bits */ in snd_wm8776_write()
53 int i, flags_on = 0, flags_off = 0; in snd_wm8776_update_agc_ctl()
71 for (i = 0; i < WM8776_CTL_COUNT; i++) in snd_wm8776_update_agc_ctl()
84 case 0: /* Off */ in snd_wm8776_set_agc()
122 static const DECLARE_TLV_DB_SCALE(wm8776_lct_tlv, -1600, 100, 0);
123 static const DECLARE_TLV_DB_SCALE(wm8776_maxgain_tlv, 0, 400, 0);
124 static const DECLARE_TLV_DB_SCALE(wm8776_ngth_tlv, -7800, 600, 0);
125 static const DECLARE_TLV_DB_SCALE(wm8776_maxatten_lim_tlv, -1200, 100, 0);
126 static const DECLARE_TLV_DB_SCALE(wm8776_maxatten_alc_tlv, -2100, 400, 0);
137 .max = 0xff,
[all …]
/openbmc/linux/sound/soc/codecs/
H A Dssm2518.c25 #define SSM2518_REG_POWER1 0x00
26 #define SSM2518_REG_CLOCK 0x01
27 #define SSM2518_REG_SAI_CTRL1 0x02
28 #define SSM2518_REG_SAI_CTRL2 0x03
29 #define SSM2518_REG_CHAN_MAP 0x04
30 #define SSM2518_REG_LEFT_VOL 0x05
31 #define SSM2518_REG_RIGHT_VOL 0x06
32 #define SSM2518_REG_MUTE_CTRL 0x07
33 #define SSM2518_REG_FAULT_CTRL 0x08
34 #define SSM2518_REG_POWER2 0x09
[all …]
H A Dadau1761.c24 #define ADAU1761_DIGMIC_JACKDETECT 0x4008
25 #define ADAU1761_REC_MIXER_LEFT0 0x400a
26 #define ADAU1761_REC_MIXER_LEFT1 0x400b
27 #define ADAU1761_REC_MIXER_RIGHT0 0x400c
28 #define ADAU1761_REC_MIXER_RIGHT1 0x400d
29 #define ADAU1761_LEFT_DIFF_INPUT_VOL 0x400e
30 #define ADAU1761_RIGHT_DIFF_INPUT_VOL 0x400f
31 #define ADAU1761_ALC_CTRL0 0x4011
32 #define ADAU1761_ALC_CTRL1 0x4012
33 #define ADAU1761_ALC_CTRL2 0x4013
[all …]
/openbmc/linux/drivers/platform/x86/amd/pmf/
H A Dcnqf.c40 pr_debug("flags: 0x%x\n", data->flags); in amd_pmf_cnqf_dump_defaults()
43 pr_debug("t_perf_to_turbo: %u ms\n", data->t_perf_to_turbo); in amd_pmf_cnqf_dump_defaults()
44 pr_debug("t_balanced_to_perf: %u ms\n", data->t_balanced_to_perf); in amd_pmf_cnqf_dump_defaults()
45 pr_debug("t_quiet_to_balanced: %u ms\n", data->t_quiet_to_balanced); in amd_pmf_cnqf_dump_defaults()
46 pr_debug("t_balanced_to_quiet: %u ms\n", data->t_balanced_to_quiet); in amd_pmf_cnqf_dump_defaults()
47 pr_debug("t_perf_to_balanced: %u ms\n", data->t_perf_to_balanced); in amd_pmf_cnqf_dump_defaults()
48 pr_debug("t_turbo_to_perf: %u ms\n", data->t_turbo_to_perf); in amd_pmf_cnqf_dump_defaults()
50 for (i = 0 ; i < CNQF_MODE_MAX ; i++) { in amd_pmf_cnqf_dump_defaults()
94 return 0; in amd_pmf_set_cnqf()
158 u32 avg_power = 0; in amd_pmf_trans_cnqf()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/input/touchscreen/
H A Dbrcm,iproc-touchscreen.txt19 - debounce_timeout: Each step is 512 us. Valid 0-255
20 - settling_timeout: The settling duration (in ms) is the amount of time
23 Valid values: 0-11
24 0 = 0.008 ms
25 1 = 0.01 ms
26 2 = 0.02 ms
27 3 = 0.04 ms
28 4 = 0.08 ms
29 5 = 0.16 ms
30 6 = 0.32 ms
[all …]

12345678910>>...44