Home
last modified time | relevance | path

Searched defs:reg_val (Results 1 – 25 of 40) sorted by relevance

12

/openbmc/u-boot/include/
H A Dbitfield.h48 static inline uint bitfield_extract(uint reg_val, uint shift, uint width) in bitfield_extract()
57 static inline uint bitfield_replace(uint reg_val, uint shift, uint width, in bitfield_replace()
72 static inline uint bitfield_extract_by_mask(uint reg_val, uint mask) in bitfield_extract_by_mask()
83 static inline uint bitfield_replace_by_mask(uint reg_val, uint mask, in bitfield_replace_by_mask()
/openbmc/u-boot/drivers/video/tegra124/
H A Dsor.c62 u32 reg_val = tegra_sor_readl(sor, reg); in tegra_sor_write_field() local
93 u32 reg_val = 0; in tegra_dc_sor_poll_register() local
113 u32 reg_val; in tegra_dc_sor_set_power_state() local
144 u32 reg_val; in tegra_dc_sor_set_dp_linkctl() local
180 u32 reg_val; in tegra_dc_sor_enable_lane_sequencer() local
215 u32 reg_val; in tegra_dc_sor_power_dplanes() local
245 u32 reg_val; in tegra_dc_sor_set_panel_power() local
277 u32 reg_val; in tegra_dc_sor_set_dp_mode() local
326 u32 reg_val; in tegra_dc_sor_io_set_dpd() local
373 u32 reg_val; in tegra_dc_sor_set_internal_panel() local
[all …]
H A Ddisplay.c100 u32 reg_val = 0; in tegra_dc_poll_register() local
/openbmc/u-boot/drivers/usb/musb-new/
H A Dsunxi.c97 static u32 USBC_WakeUp_ClearChangeDetect(u32 reg_val) in USBC_WakeUp_ClearChangeDetect()
110 u32 reg_val; in USBC_EnableIdPullUp() local
120 u32 reg_val; in USBC_EnableDpDmPullUp() local
130 u32 reg_val; in USBC_ForceIdToLow() local
141 u32 reg_val; in USBC_ForceIdToHigh() local
152 u32 reg_val; in USBC_ForceVbusValidToLow() local
163 u32 reg_val; in USBC_ForceVbusValidToHigh() local
/openbmc/u-boot/drivers/mtd/nand/raw/
H A Dtegra_nand.c117 u32 reg_val; in nand_waitfor_cmd_completion() local
207 int reg_val; in nand_dev_ready() local
239 u32 reg_val; in nand_clear_interrupt_status() local
391 u32 reg_val; in check_ecc_error() local
435 u32 reg_val; in start_command() local
466 struct fdt_nand *config, u32 *reg_val) in set_bus_width_page_size()
508 u32 reg_val; in nand_rw_page() local
724 u32 reg_val; in nand_rw_oob() local
856 u32 reg_val, clk_rate, clk_period, time_val; in setup_timing() local
H A Darasan_nfc.c266 u32 reg_val; in arasan_nand_select_chip() local
280 u32 reg_val; in arasan_nand_enable_ecc() local
327 u32 reg_val, i, pktsize, pktnum; in arasan_nand_read_page() local
502 u32 reg_val, i, pktsize, pktnum; in arasan_nand_write_page_hwecc() local
691 u32 reg_val, page; in arasan_nand_send_wrcmd() local
734 u32 reg_val; in arasan_nand_write_buf() local
785 u32 reg_val, page; in arasan_nand_erase() local
841 u32 reg_val; in arasan_nand_read_status() local
893 u32 reg_val, addr_cycles, page; in arasan_nand_send_rdcmd() local
944 u32 reg_val, i; in arasan_nand_read_buf() local
H A Dkmeter1_nand.c50 u8 reg_val = read_mode(); in kpn_nand_hwcontrol() local
/openbmc/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun4i.c66 u32 reg_val; in mctl_ddr3_reset() local
239 u32 reg_val; in mctl_setup_dram_clock() local
387 u32 reg_val; in dramc_scan_readpipe() local
513 u32 reg_val; in mctl_set_impedance() local
564 u32 reg_val; in dramc_init_helper() local
H A Dcpu_info.c118 uint32_t reg_val; in sun8i_efuse_read() local
H A Ddram_sun8i_a83t.c90 u32 reg_val; in auto_set_timing_para() local
H A Ddram_sun8i_a33.c90 u32 reg_val; in auto_set_timing_para() local
/openbmc/u-boot/drivers/power/regulator/
H A Dsandbox.c82 uint8_t reg_val; in out_get_value() local
109 uint8_t reg_val; in out_set_value() local
144 uint8_t reg_val; in out_get_mode() local
170 int reg_val = -1; in out_set_mode() local
/openbmc/u-boot/arch/arm/mach-imx/mx7/
H A Dddr.c114 u32 reg_val, field_val; in imx_ddr_size() local
/openbmc/u-boot/board/sunxi/
H A Dahci.c19 u32 reg_val; in sunxi_ahci_phy_init() local
/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dmv_ddr_plat.c248 u32 reg_val = data; in dunit_write() local
574 u32 reg_val; in is_prfa_done() local
595 u32 reg_val = ((data & PRFA_DATA_MASK) << PRFA_DATA_OFFS) | in prfa_write() local
619 u32 i, reg_val; in prfa_read() local
1215 u32 reg_val; in mv_ddr_pre_training_soc_config() local
1324 u32 reg_val; in mv_ddr_post_training_soc_config() local
/openbmc/u-boot/arch/arm/mach-exynos/
H A Dlowlevel_init.c66 uint32_t val, reg_val; in low_power_start() local
/openbmc/u-boot/drivers/net/phy/
H A Dmscc.c287 u16 reg_val; in vsc8584_cmd() local
1010 u16 reg_val; in mscc_vsc8531_vsc8541_init_scripts() local
1119 u16 reg_val = 0; in mscc_phy_soft_reset() local
1146 u16 reg_val = 0; in vsc8531_vsc8541_mac_config() local
1214 u16 reg_val; in vsc8531_config() local
1274 u16 reg_val; in vsc8541_config() local
1336 u16 reg_val; in vsc8584_config_init() local
H A Dbroadcom.c39 int reg_val; in bcm_phy_write_misc() local
/openbmc/u-boot/drivers/mmc/
H A Daspeed_sdhci_ic.c46 u32 reg_val; in aspeed_sdhci_irq_probe() local
/openbmc/u-boot/arch/arm/mach-mvebu/serdes/a38x/
H A Dsys_env_lib.h109 #define REF_CLK_SELECTOR_VAL_PEX0(reg_val) (reg_val >> 2) & 0x1 argument
110 #define REF_CLK_SELECTOR_VAL_PEX1(reg_val) (reg_val >> 3) & 0x1 argument
111 #define REF_CLK_SELECTOR_VAL_PEX2(reg_val) (reg_val >> 30) & 0x1 argument
112 #define REF_CLK_SELECTOR_VAL_PEX3(reg_val) (reg_val >> 31) & 0x1 argument
113 #define REF_CLK_SELECTOR_VAL(reg_val) (reg_val & 0x1) argument
/openbmc/u-boot/arch/arm/mach-omap2/
H A Dvc.c101 u32 reg_val; in omap_vc_bypass_send_value() local
/openbmc/u-boot/drivers/spi/
H A Daspeed_spi.c514 u32 reg_val; in aspeed_spi_timing_calibration() local
1245 u32 reg_val; in aspeed_spi_fill_FQCD() local
1289 u32 reg_val; in aspeed_spi_fill_AQCD() local
1333 u32 reg_val; in aspeed_spi_cmd_filter_config() local
1349 u32 reg_val; in aspeed_spi_write_addr_ftr_sanity() local
1375 u32 reg_val; in aspeed_add_write_addr_ftr() local
1430 u32 reg_val; in aspeed_remove_write_addr_ftr() local
1580 u32 reg_val; in aspeed_spi_flash_set_segment() local
/openbmc/u-boot/arch/arm/mach-zynq/
H A Dslcr.c127 u32 reg_val; in zynq_slcr_devcfg_disable() local
/openbmc/u-boot/drivers/w1/
H A Dmxc_w1.c131 u16 reg_val; in mxc_w1_reset() local
/openbmc/u-boot/drivers/video/
H A Dati_radeon_fb.c296 } reg_val; typedef

12