Home
last modified time | relevance | path

Searched defs:mmVGA_MEMORY_BASE_ADDRESS (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h4388 #define mmVGA_MEMORY_BASE_ADDRESS 0x00C4 macro
H A Ddce_8_0_d.h5138 #define mmVGA_MEMORY_BASE_ADDRESS 0xc4 macro
H A Ddce_10_0_d.h6021 #define mmVGA_MEMORY_BASE_ADDRESS 0xc4 macro
H A Ddce_11_0_d.h6098 #define mmVGA_MEMORY_BASE_ADDRESS 0xc4 macro
H A Ddce_11_2_d.h7772 #define mmVGA_MEMORY_BASE_ADDRESS 0xc4 macro
H A Ddce_12_0_offset.h562 #define mmVGA_MEMORY_BASE_ADDRESS … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h25 #define mmVGA_MEMORY_BASE_ADDRESS … macro
H A Ddcn_3_0_1_offset.h156 #define mmVGA_MEMORY_BASE_ADDRESS … macro
H A Ddcn_1_0_offset.h396 #define mmVGA_MEMORY_BASE_ADDRESS … macro
H A Ddcn_2_1_0_offset.h96 #define mmVGA_MEMORY_BASE_ADDRESS … macro
H A Ddcn_3_0_2_offset.h40 #define mmVGA_MEMORY_BASE_ADDRESS … macro
H A Ddcn_2_0_0_offset.h40 #define mmVGA_MEMORY_BASE_ADDRESS … macro
H A Ddcn_3_0_0_offset.h22 #define mmVGA_MEMORY_BASE_ADDRESS … macro