Home
last modified time | relevance | path

Searched defs:mmUVD_MPC_SET_MUXA0 (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_2_d.h54 #define mmUVD_MPC_SET_MUXA0 0x3d79 macro
H A Duvd_4_0_d.h56 #define mmUVD_MPC_SET_MUXA0 0x3D79 macro
H A Duvd_3_1_d.h56 #define mmUVD_MPC_SET_MUXA0 0x3d79 macro
H A Duvd_5_0_d.h60 #define mmUVD_MPC_SET_MUXA0 0x3d79 macro
H A Duvd_6_0_d.h76 #define mmUVD_MPC_SET_MUXA0 0x3d79 macro
H A Duvd_7_0_offset.h166 #define mmUVD_MPC_SET_MUXA0 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h346 #define mmUVD_MPC_SET_MUXA0 macro
H A Dvcn_2_5_offset.h761 #define mmUVD_MPC_SET_MUXA0 macro
H A Dvcn_2_0_0_offset.h596 #define mmUVD_MPC_SET_MUXA0 macro
H A Dvcn_3_0_0_offset.h1141 #define mmUVD_MPC_SET_MUXA0 macro