Home
last modified time | relevance | path

Searched defs:mmDP3_DP_MSE_SAT_UPDATE (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3300 #define mmDP3_DP_MSE_SAT_UPDATE 0x45E7 macro
H A Ddce_8_0_d.h4143 #define mmDP3_DP_MSE_SAT_UPDATE 0x45e7 macro
H A Ddce_10_0_d.h4775 #define mmDP3_DP_MSE_SAT_UPDATE 0x4dd5 macro
H A Ddce_11_0_d.h4840 #define mmDP3_DP_MSE_SAT_UPDATE 0x4dd5 macro
H A Ddce_11_2_d.h6072 #define mmDP3_DP_MSE_SAT_UPDATE 0x4dd5 macro
H A Ddce_12_0_offset.h11144 #define mmDP3_DP_MSE_SAT_UPDATE … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_offset.h9032 #define mmDP3_DP_MSE_SAT_UPDATE … macro
H A Ddcn_1_0_offset.h9371 #define mmDP3_DP_MSE_SAT_UPDATE … macro
H A Ddcn_2_1_0_offset.h10935 #define mmDP3_DP_MSE_SAT_UPDATE … macro
H A Ddcn_3_0_2_offset.h10654 #define mmDP3_DP_MSE_SAT_UPDATE … macro
H A Ddcn_2_0_0_offset.h12022 #define mmDP3_DP_MSE_SAT_UPDATE … macro
H A Ddcn_3_0_0_offset.h11790 #define mmDP3_DP_MSE_SAT_UPDATE … macro