| /openbmc/qemu/target/mips/ |
| H A D | cpu.c | 190 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(obj); in mips_cpu_reset_hold() local
457 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(dev); in mips_cpu_realizefn() local
498 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(obj); in mips_cpu_initfn() local
598 MIPSCPUClass *mcc = MIPS_CPU_CLASS(c); in mips_cpu_class_init() local
639 MIPSCPUClass *mcc = MIPS_CPU_CLASS(oc); in mips_cpu_cpudef_class_init() local
691 const MIPSCPUClass *mcc = MIPS_CPU_CLASS(object_class_by_name(cpu_type)); in cpu_type_supports_isa() local
697 const MIPSCPUClass *mcc = MIPS_CPU_CLASS(object_class_by_name(cpu_type)); in cpu_type_supports_cps_smp() local
|
| /openbmc/qemu/target/riscv/ |
| H A D | gdbstub.c | 52 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_cpu_gdb_read_register() local
79 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_cpu_gdb_write_register() local
256 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_gen_dynamic_csr_feature() local
344 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_cpu_register_gdb_regs_for_features() local
|
| H A D | cpu.c | 367 int riscv_cpu_max_xlen(RISCVCPUClass *mcc) in riscv_cpu_max_xlen()
691 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(obj); in riscv_cpu_reset_hold() local
931 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(dev); in riscv_cpu_realize() local
1091 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(obj); in riscv_cpu_init() local
1176 static void riscv_cpu_validate_misa_mxl(RISCVCPUClass *mcc) in riscv_cpu_validate_misa_mxl()
2683 RISCVCPUClass *mcc = RISCV_CPU_CLASS(c); in riscv_cpu_common_class_init() local
2742 RISCVCPUClass *mcc = RISCV_CPU_CLASS(c); in riscv_cpu_class_base_init() local
2817 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cpu); in riscv_isa_string() local
2863 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cpu); in riscv_isa_write_fdt() local
|
| H A D | machine.c | 172 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(opaque); in rv128_needed() local
|
| H A D | translate.c | 1281 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); in riscv_tr_init_disas_context() local
|
| /openbmc/qemu/target/avr/ |
| H A D | cpu.c | 90 AVRCPUClass *mcc = AVR_CPU_GET_CLASS(obj); in avr_cpu_reset_hold() local
131 AVRCPUClass *mcc = AVR_CPU_GET_CLASS(dev); in avr_cpu_realizefn() local
265 AVRCPUClass *mcc = AVR_CPU_CLASS(oc); in avr_cpu_class_init() local
|
| /openbmc/qemu/target/microblaze/ |
| H A D | cpu.c | 203 MicroBlazeCPUClass *mcc = MICROBLAZE_CPU_GET_CLASS(obj); in mb_cpu_reset_hold() local
247 MicroBlazeCPUClass *mcc = MICROBLAZE_CPU_GET_CLASS(dev); in mb_cpu_realizefn() local
464 MicroBlazeCPUClass *mcc = MICROBLAZE_CPU_CLASS(oc); in mb_cpu_class_init() local
|
| /openbmc/qemu/target/hexagon/ |
| H A D | cpu.c | 291 HexagonCPUClass *mcc = HEXAGON_CPU_GET_CLASS(obj); in hexagon_cpu_reset_hold() local
313 HexagonCPUClass *mcc = HEXAGON_CPU_GET_CLASS(dev); in hexagon_cpu_realize() local
355 HexagonCPUClass *mcc = HEXAGON_CPU_CLASS(c); in hexagon_cpu_class_init() local
|
| /openbmc/qemu/target/m68k/ |
| H A D | cpu.c | 99 M68kCPUClass *mcc = M68K_CPU_GET_CLASS(obj); in m68k_cpu_reset_hold() local
382 M68kCPUClass *mcc = M68K_CPU_GET_CLASS(dev); in m68k_cpu_realizefn() local
633 M68kCPUClass *mcc = M68K_CPU_CLASS(c); in m68k_cpu_class_init() local
|
| /openbmc/qemu/target/riscv/tcg/ |
| H A D | tcg-cpu.c | 587 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cpu); in riscv_cpu_validate_set_extensions() local
1056 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cpu); in cpu_enable_zc_implied_rules() local
1262 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cpu); in riscv_tcg_cpu_realize() local
|
| /openbmc/linux/drivers/crypto/intel/qat/qat_common/ |
| D | icp_qat_hw_20_comp.h | |
| /openbmc/qemu/target/tricore/ |
| H A D | cpu.c | 201 TriCoreCPUClass *mcc = TRICORE_CPU_CLASS(c); in tricore_cpu_class_init() local
|
| /openbmc/qemu/target/mips/tcg/ |
| H A D | op_helper.c | 333 MIPSCPUClass *mcc = MIPS_CPU_GET_CLASS(cs); in mips_cpu_do_transaction_failed() local
|
| /openbmc/u-boot/include/linux/ |
| H A D | immap_qe.h | 267 typedef struct mcc { struct
268 u32 mcce; /* MCC event register */ argument
269 u32 mccm; /* MCC mask register */ argument
270 u32 mccf; /* MCC configuration register */ argument
273 } __attribute__ ((packed)) mcc_t; argument
563 mcc_t mcc; /* mcc */ member
|
| /openbmc/qemu/hw/mips/ |
| H A D | jazz.c | 172 MIPSCPUClass *mcc; in mips_jazz_init() local
|
| /openbmc/qemu/hw/riscv/ |
| H A D | boot.c | 39 RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(&harts->harts[0]); in riscv_is_32bit() local
|
| /openbmc/openpower-hw-diags/util/ |
| H A D | pdbg.cpp | 495 auto mcc = pdbg_target_parent("mcc", ocmb); in __isMaskedOcmb() local
|
| /openbmc/linux/arch/powerpc/include/asm/ |
| D | immap_cpm2.h | |
| /openbmc/linux/drivers/soc/fsl/qbman/ |
| D | bman.c | |
| /openbmc/linux/drivers/net/wireless/intel/iwlwifi/mei/ |
| D | sap.h | |
| /openbmc/linux/drivers/net/ethernet/intel/igc/ |
| D | igc_hw.h | |
| /openbmc/linux/drivers/atm/ |
| D | he.c | |
| /openbmc/linux/drivers/net/ethernet/intel/igb/ |
| D | e1000_hw.h | |
| /openbmc/linux/drivers/net/ethernet/atheros/atlx/ |
| D | atl1.h | |
| /openbmc/linux/include/soc/fsl/qe/ |
| D | immap_qe.h | |