Home
last modified time | relevance | path

Searched defs:XCHAL_NUM_INTLEVELS (Results 1 – 13 of 13) sorted by relevance

/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h186 #define XCHAL_NUM_INTLEVELS 4 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h257 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h270 #define XCHAL_NUM_INTLEVELS 2 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h190 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h189 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h238 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h217 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h263 #define XCHAL_NUM_INTLEVELS 2 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h305 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h302 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h335 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h356 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h416 #define XCHAL_NUM_INTLEVELS 6 /* number of interrupt levels macro