Home
last modified time | relevance | path

Searched defs:XCHAL_NUM_DATARAM (Results 1 – 21 of 21) sorted by relevance

/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
H A Dcore.h167 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h169 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
H A Dcore.h187 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
H A Dcore.h174 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h173 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h172 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h209 #define XCHAL_NUM_DATARAM 2 /* number of core data RAMs */ macro
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h216 #define XCHAL_NUM_DATARAM 2 /* number of core data RAMs */ macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
H A Dcore.h220 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h219 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h198 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h244 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
H A Dcore.h244 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
H A Dcore.h287 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
H A Dcore.h286 #define XCHAL_NUM_DATARAM 1 /* number of core data RAMs */ macro
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
H A Dcore.h286 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h286 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h264 #define XCHAL_NUM_DATARAM 1 /* number of core data RAMs */ macro
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h290 #define XCHAL_NUM_DATARAM 1 /* number of core data RAMs */ macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h308 #define XCHAL_NUM_DATARAM 2 /* number of core data RAMs */ macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h393 #define XCHAL_NUM_DATARAM 0 /* number of core data RAMs */ macro