Home
last modified time | relevance | path

Searched defs:XCHAL_HAVE_CP (Results 1 – 21 of 21) sorted by relevance

/openbmc/linux/arch/xtensa/variants/fsf/include/variant/
Dcore.h
/openbmc/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h63 #define XCHAL_HAVE_CP 0 /* CPENABLE reg (coprocessor) */ macro
/openbmc/linux/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
Dcore.h
/openbmc/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h87 #define XCHAL_HAVE_CP 1 /* CPENABLE reg (coprocessor) */ macro
/openbmc/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h88 #define XCHAL_HAVE_CP 0 /* CPENABLE reg (coprocessor) */ macro
/openbmc/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h64 #define XCHAL_HAVE_CP 1 /* CPENABLE reg (coprocessor) */ macro
/openbmc/linux/arch/xtensa/variants/dc232b/include/variant/
Dcore.h
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc232b/
H A Dcore.h63 #define XCHAL_HAVE_CP 1 /* CPENABLE reg (coprocessor) */ macro
/openbmc/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h87 #define XCHAL_HAVE_CP 1 /* CPENABLE reg (coprocessor) */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-dc233c/
H A Dcore.h66 #define XCHAL_HAVE_CP 1 /* CPENABLE reg (coprocessor) */ macro
/openbmc/linux/arch/xtensa/variants/dc233c/include/variant/
Dcore.h
/openbmc/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h93 #define XCHAL_HAVE_CP 1 /* CPENABLE reg (coprocessor) */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_hifi/include/variant/
Dcore.h
/openbmc/linux/arch/xtensa/variants/de212/include/variant/
Dcore.h
/openbmc/linux/arch/xtensa/variants/csp/include/variant/
Dcore.h
/openbmc/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h93 #define XCHAL_HAVE_CP 1 /* CPENABLE reg (coprocessor) */ macro
/openbmc/u-boot/arch/xtensa/include/asm/arch-de212/
H A Dcore.h72 #define XCHAL_HAVE_CP 0 /* CPENABLE reg (coprocessor) */ macro
/openbmc/linux/arch/xtensa/variants/test_kc705_be/include/variant/
Dcore.h
/openbmc/qemu/target/xtensa/core-de212/
H A Dcore-isa.h94 #define XCHAL_HAVE_CP 0 /* CPENABLE reg (coprocessor) */ macro
/openbmc/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h94 #define XCHAL_HAVE_CP 0 /* CPENABLE reg (coprocessor) */ macro
/openbmc/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h94 #define XCHAL_HAVE_CP 1 /* CPENABLE reg (coprocessor) */ macro