|
Revision tags: v00.04.15, v00.04.14, v00.04.13, v00.04.12, v00.04.11 |
|
| #
3c4aa76a |
| 04-May-2022 |
Chia-Wei Wang <chiawei_wang@aspeedtech.com> |
configs: aspeed: Remove legacy defconfig
ASPEED_LOADERS no longer exists. Remove defconfigs using this option.
Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Change-Id: I0d4e7da22e6e2b6
configs: aspeed: Remove legacy defconfig
ASPEED_LOADERS no longer exists. Remove defconfigs using this option.
Signed-off-by: Chia-Wei Wang <chiawei_wang@aspeedtech.com>
Change-Id: I0d4e7da22e6e2b6aeb0ddb11ea370dd723b3e5a7
show more ...
|
|
Revision tags: v00.04.10, v00.04.09, v00.04.08, v00.04.07, v00.04.06, v00.04.05, v00.04.04, v00.04.03, v00.04.02, v00.04.01, v00.04.00, v2021.04, v00.03.03, v2021.01 |
|
| #
7828ddb3 |
| 10-Nov-2020 |
Chin-Ting Kuo <chin-ting_kuo@aspeedtech.com> |
eMMC: Locate env on eMMC
Put env on eMMC user data partition in order
to support boot from eMMC feature.
|
|
Revision tags: v2020.10 |
|
| #
e95e10af |
| 31-Jul-2020 |
Johnny Huang <johnny_huang@aspeedtech.com> |
Merge branch 'aspeed-dev-v2019.04' into aspeed-master-v2019.04
|
|
Revision tags: v2020.07 |
|
| #
e3285bb2 |
| 22-Jun-2020 |
Chin-Ting Kuo <chin-ting_kuo@aspeedtech.com> |
fpga: fixbug: Remove CONFIG_BOARD_EARLY_INIT_F
Remove BOARD_EARLY_INIT_F configure for FPGA project.
|
| #
f295299a |
| 22-Jun-2020 |
Chia-Wei, Wang <chiawei_wang@aspeedtech.com> |
configs: ast2600-fpga: Fix defconfig and header
Fix AST2600 FPGA defconfig and configuration header
to fit the revised boot flow.
|
|
Revision tags: v00.02.13, v2020.04, v2020.01 |
|
| #
e87eb270 |
| 05-Dec-2019 |
Johnny Huang <johnny_huang@aspeedtech.com> |
Merge branch 'aspeed-dev-v2019.04' into aspeed-master-v2019.04
|
| #
5e3d9658 |
| 02-Dec-2019 |
Chia-Wei, Wang <chiawei_wang@aspeedtech.com> |
Merge branch 'bugfix/ram_config' into aspeed-dev-v2019.04
|
| #
92a5848d |
| 02-Dec-2019 |
Chia-Wei, Wang <chiawei_wang@aspeedtech.com> |
config: aspeed: Fix RAM selection
The Aspeed RAM-related configurations should 'depends on'
the top-level CONFIG_RAM instead of 'select' in Kconfig.
The CONFIG_RAM and CONFIG_SPL_RAM is also added
config: aspeed: Fix RAM selection
The Aspeed RAM-related configurations should 'depends on'
the top-level CONFIG_RAM instead of 'select' in Kconfig.
The CONFIG_RAM and CONFIG_SPL_RAM is also added in Aspeed
default configuration to enable RAM support.
show more ...
|
| #
8e77eee7 |
| 01-Dec-2019 |
Chia-Wei, Wang <chiawei_wang@aspeedtech.com> |
Merge branch 'feature/dcache_off' into aspeed-dev-v2019.04
|
| #
1b2c52d8 |
| 01-Dec-2019 |
Chia-Wei, Wang <chiawei_wang@aspeedtech.com> |
ARM: aspeed: Disable D-cache by default
There are lots of cacheline size unaligned data structures
in U-Boot. The misaligned cache operation on these structure
variables can lead to functional failu
ARM: aspeed: Disable D-cache by default
There are lots of cacheline size unaligned data structures
in U-Boot. The misaligned cache operation on these structure
variables can lead to functional failure.
This patch disables D-cache use by default. Users must aware
the cacheline alignment of variables before enabling D-cache.
show more ...
|
| #
5831338b |
| 18-Nov-2019 |
Chia-Wei, Wang <chiawei_wang@aspeedtech.com> |
Merge branch 'bugfix/fpga_spi_dma' into aspeed-dev-v2019.04
|
| #
3ee1888e |
| 18-Nov-2019 |
Chia-Wei, Wang <chiawei_wang@aspeedtech.com> |
fpga: ast2600: Disable SPI DMA
Disable SPI DMA as FPGA board does not support, leading
to boot failure.
|
|
Revision tags: v2019.10, v00.02.05, v00.02.04, v00.02.03, v00.02.02, v00.02.01 |
|
| #
baa29d5e |
| 18-Jul-2019 |
Johnny Huang <johnny_huang@aspeedtech.com> |
Merge remote-tracking branch 'origin/aspeed-dev-v2019.04' into aspeed-master-v2019.04
|
| #
827cd61a |
| 11-Jul-2019 |
Chia-Wei, Wang <chiawei_wang@aspeedtech.com> |
Merge branch 'feature/aspeed-build' into aspeed-dev-v2019.04
|
| #
ea68d6ca |
| 11-Jul-2019 |
Chia-Wei, Wang <chiawei_wang@aspeedtech.com> |
spl: aspeed: make SPL code architecturally common
Move SPL code and linker script from a board-specific folder
to architecture-specific one as the implementation should be
architecturally common.
T
spl: aspeed: make SPL code architecturally common
Move SPL code and linker script from a board-specific folder
to architecture-specific one as the implementation should be
architecturally common.
The defconfig for SPL build is also updated accordingly.
show more ...
|
| #
1a68faac |
| 10-Jul-2019 |
Chia-Wei, Wang <chiawei_wang@aspeedtech.com> |
fpga: ast2600: add individual build support
1. separate FPGA-related code from that of EVB for
better maintenance and readability.
2. add FPGA board selection for Aspeed AST2600 SoC
3. add defcon
fpga: ast2600: add individual build support
1. separate FPGA-related code from that of EVB for
better maintenance and readability.
2. add FPGA board selection for Aspeed AST2600 SoC
3. add defconfig for FPGA build
show more ...
|