Revision tags: v00.04.15, v00.04.14, v00.04.13, v00.04.12, v00.04.11, v00.04.10, v00.04.09, v00.04.08, v00.04.07, v00.04.06, v00.04.05, v00.04.04, v00.04.03, v00.04.02, v00.04.01, v00.04.00, v2021.04, v00.03.03, v2021.01, v2020.10, v2020.07, v00.02.13, v2020.04, v2020.01, v2019.10, v00.02.05, v00.02.04, v00.02.03, v00.02.02, v00.02.01, v2019.07, v00.02.00, v2019.04 |
|
#
328e3f8a |
| 21-Dec-2018 |
Tom Rini <trini@konsulko.com> |
Merge git://git.denx.de/u-boot-riscv
- Add DM drivers to support RISC-V CPU and timer, plus some bug fixes. - Support SiFive UART - Rename ax25-ae350 defconfig
|
#
4b3f5ed5 |
| 12-Dec-2018 |
Bin Meng <bmeng.cn@gmail.com> |
riscv: Move trap handler codes to mtrap.S
Currently the M-mode trap handler codes are in start.S. For future extension, move them to a separate file mtrap.S.
Signed-off-by: Bin Meng <bmeng.cn@gmail
riscv: Move trap handler codes to mtrap.S
Currently the M-mode trap handler codes are in start.S. For future extension, move them to a separate file mtrap.S.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de> Reviewed-by: Anup Patel <anup@brainfault.org>
show more ...
|
#
94228a91 |
| 03-Oct-2018 |
Tom Rini <trini@konsulko.com> |
Merge git://git.denx.de/u-boot-riscv
- QEMU support
|
#
b5369c58 |
| 26-Sep-2018 |
Bin Meng <bmeng.cn@gmail.com> |
riscv: Make start.S available for all targets
Currently start.S is inside arch/riscv/cpu/ax25/, but it can be common for all RISC-V targets.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by
riscv: Make start.S available for all targets
Currently start.S is inside arch/riscv/cpu/ax25/, but it can be common for all RISC-V targets.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
show more ...
|
#
2fab2e9c |
| 26-Sep-2018 |
Bin Meng <bmeng.cn@gmail.com> |
riscv: Add a helper routine to print CPU information
This adds a helper routine to print CPU information. Currently it prints all the instruction set extensions that the processor core supports.
Si
riscv: Add a helper routine to print CPU information
This adds a helper routine to print CPU information. Currently it prints all the instruction set extensions that the processor core supports.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
show more ...
|