xref: /openbmc/u-boot/include/usb/dwc2_udc.h (revision 5d5716ee)
1*5d5716eeSMarek Vasut /*
2*5d5716eeSMarek Vasut  * drivers/usb/gadget/dwc2_udc.h
3*5d5716eeSMarek Vasut  * Designware DWC2 on-chip full/high speed USB device controllers
4*5d5716eeSMarek Vasut  * Copyright (C) 2005 for Samsung Electronics
5*5d5716eeSMarek Vasut  *
6*5d5716eeSMarek Vasut  * SPDX-License-Identifier:	GPL-2.0+
7*5d5716eeSMarek Vasut  */
8*5d5716eeSMarek Vasut 
9*5d5716eeSMarek Vasut #ifndef __DWC2_USB_GADGET
10*5d5716eeSMarek Vasut #define __DWC2_USB_GADGET
11*5d5716eeSMarek Vasut 
12*5d5716eeSMarek Vasut #define PHY0_SLEEP              (1 << 5)
13*5d5716eeSMarek Vasut 
14*5d5716eeSMarek Vasut struct dwc2_plat_otg_data {
15*5d5716eeSMarek Vasut 	int		(*phy_control)(int on);
16*5d5716eeSMarek Vasut 	unsigned int	regs_phy;
17*5d5716eeSMarek Vasut 	unsigned int	regs_otg;
18*5d5716eeSMarek Vasut 	unsigned int    usb_phy_ctrl;
19*5d5716eeSMarek Vasut 	unsigned int    usb_flags;
20*5d5716eeSMarek Vasut 	unsigned int	usb_gusbcfg;
21*5d5716eeSMarek Vasut };
22*5d5716eeSMarek Vasut 
23*5d5716eeSMarek Vasut int dwc2_udc_probe(struct dwc2_plat_otg_data *pdata);
24*5d5716eeSMarek Vasut 
25*5d5716eeSMarek Vasut #endif	/* __DWC2_USB_GADGET */
26