1*f046ccd1SEran Liberty /* 2*f046ccd1SEran Liberty * Copyright 2004 Freescale Semiconductor, Inc. 3*f046ccd1SEran Liberty * 4*f046ccd1SEran Liberty * See file CREDITS for list of people who contributed to this 5*f046ccd1SEran Liberty * project. 6*f046ccd1SEran Liberty * 7*f046ccd1SEran Liberty * This program is free software; you can redistribute it and/or 8*f046ccd1SEran Liberty * modify it under the terms of the GNU General Public License as 9*f046ccd1SEran Liberty * published by the Free Software Foundation; either version 2 of 10*f046ccd1SEran Liberty * the License, or (at your option) any later version. 11*f046ccd1SEran Liberty * 12*f046ccd1SEran Liberty * This program is distributed in the hope that it will be useful, 13*f046ccd1SEran Liberty * but WITHOUT ANY WARRANTY; without even the implied warranty of 14*f046ccd1SEran Liberty * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 15*f046ccd1SEran Liberty * GNU General Public License for more details. 16*f046ccd1SEran Liberty * 17*f046ccd1SEran Liberty * You should have received a copy of the GNU General Public License 18*f046ccd1SEran Liberty * along with this program; if not, write to the Free Software 19*f046ccd1SEran Liberty * Foundation, Inc., 59 Temple Place, Suite 330, Boston, 20*f046ccd1SEran Liberty * MA 02111-1307 USA 21*f046ccd1SEran Liberty */ 22*f046ccd1SEran Liberty 23*f046ccd1SEran Liberty /* 24*f046ccd1SEran Liberty * mpc83xx.h 25*f046ccd1SEran Liberty * 26*f046ccd1SEran Liberty * MPC83xx specific definitions 27*f046ccd1SEran Liberty */ 28*f046ccd1SEran Liberty 29*f046ccd1SEran Liberty #ifndef __MPC83XX_H__ 30*f046ccd1SEran Liberty #define __MPC83XX_H__ 31*f046ccd1SEran Liberty 32*f046ccd1SEran Liberty #if defined(CONFIG_E300) 33*f046ccd1SEran Liberty #include <asm/e300.h> 34*f046ccd1SEran Liberty #endif 35*f046ccd1SEran Liberty 36*f046ccd1SEran Liberty /* 37*f046ccd1SEran Liberty * MPC83xx cpu provide RCR register to do reset thing specially. easier 38*f046ccd1SEran Liberty * to implement 39*f046ccd1SEran Liberty */ 40*f046ccd1SEran Liberty 41*f046ccd1SEran Liberty #define MPC83xx_RESET 42*f046ccd1SEran Liberty 43*f046ccd1SEran Liberty /* 44*f046ccd1SEran Liberty * System reset offset (PowerPC standard) 45*f046ccd1SEran Liberty */ 46*f046ccd1SEran Liberty #define EXC_OFF_SYS_RESET 0x0100 47*f046ccd1SEran Liberty 48*f046ccd1SEran Liberty /* 49*f046ccd1SEran Liberty * Default Internal Memory Register Space (Freescale recomandation) 50*f046ccd1SEran Liberty */ 51*f046ccd1SEran Liberty #define CONFIG_DEFAULT_IMMR 0xFF400000 52*f046ccd1SEran Liberty 53*f046ccd1SEran Liberty /* 54*f046ccd1SEran Liberty * Watchdog 55*f046ccd1SEran Liberty */ 56*f046ccd1SEran Liberty #define SWCRR 0x0204 57*f046ccd1SEran Liberty #define SWCRR_SWTC 0xFFFF0000 /* Software Watchdog Time Count. */ 58*f046ccd1SEran Liberty #define SWCRR_SWEN 0x00000004 /* Watchdog Enable bit. */ 59*f046ccd1SEran Liberty #define SWCRR_SWRI 0x00000002 /* Software Watchdog Reset/Interrupt Select bit. */ 60*f046ccd1SEran Liberty #define SWCRR_SWPR 0x00000001 /* Software Watchdog Counter Prescale bit. */ 61*f046ccd1SEran Liberty #define SWCRR_RES ~(SWCRR_SWTC | SWCRR_SWEN | SWCRR_SWRI | SWCRR_SWPR) 62*f046ccd1SEran Liberty 63*f046ccd1SEran Liberty #define SWCNR 0x0208 64*f046ccd1SEran Liberty #define SWCNR_SWCN 0x0000FFFF Software Watchdog Count Field. 65*f046ccd1SEran Liberty #define SWCNR_RES ~(SWCNR_SWCN) 66*f046ccd1SEran Liberty 67*f046ccd1SEran Liberty #define SWSRR 0x020E 68*f046ccd1SEran Liberty 69*f046ccd1SEran Liberty /* 70*f046ccd1SEran Liberty * Default Internal Memory Register Space (Freescale recomandation) 71*f046ccd1SEran Liberty */ 72*f046ccd1SEran Liberty #define IMMRBAR 0x0000 73*f046ccd1SEran Liberty #define IMMRBAR_BASE_ADDR 0xFFF00000 /* Identifies the 12 most-significant address bits of the base of the 1 MByte internal memory window. */ 74*f046ccd1SEran Liberty #define IMMRBAR_RES ~(IMMRBAR_BASE_ADDR) 75*f046ccd1SEran Liberty 76*f046ccd1SEran Liberty /* 77*f046ccd1SEran Liberty * Default Internal Memory Register Space (Freescale recomandation) 78*f046ccd1SEran Liberty */ 79*f046ccd1SEran Liberty #define LBLAWBAR0 0x0020 80*f046ccd1SEran Liberty #define LBLAWAR0 0x0024 81*f046ccd1SEran Liberty #define LBLAWBAR1 0x0028 82*f046ccd1SEran Liberty #define LBLAWAR1 0x002C 83*f046ccd1SEran Liberty #define LBLAWBAR2 0x0030 84*f046ccd1SEran Liberty #define LBLAWAR2 0x0034 85*f046ccd1SEran Liberty #define LBLAWBAR3 0x0038 86*f046ccd1SEran Liberty #define LBLAWAR3 0x003C 87*f046ccd1SEran Liberty 88*f046ccd1SEran Liberty 89*f046ccd1SEran Liberty /* 90*f046ccd1SEran Liberty * Base Registers & Option Registers 91*f046ccd1SEran Liberty */ 92*f046ccd1SEran Liberty #define BR0 0x5000 93*f046ccd1SEran Liberty #define BR1 0x5008 94*f046ccd1SEran Liberty #define BR2 0x5010 95*f046ccd1SEran Liberty #define BR3 0x5018 96*f046ccd1SEran Liberty #define BR4 0x5020 97*f046ccd1SEran Liberty #define BR5 0x5028 98*f046ccd1SEran Liberty #define BR6 0x5030 99*f046ccd1SEran Liberty #define BR7 0x5038 100*f046ccd1SEran Liberty 101*f046ccd1SEran Liberty #define BR_BA 0xFFFF8000 102*f046ccd1SEran Liberty #define BR_BA_SHIFT 15 103*f046ccd1SEran Liberty #define BR_PS 0x00001800 104*f046ccd1SEran Liberty #define BR_PS_SHIFT 11 105*f046ccd1SEran Liberty #define BR_DECC 0x00000600 106*f046ccd1SEran Liberty #define BR_DECC_SHIFT 9 107*f046ccd1SEran Liberty #define BR_WP 0x00000100 108*f046ccd1SEran Liberty #define BR_WP_SHIFT 8 109*f046ccd1SEran Liberty #define BR_MSEL 0x000000E0 110*f046ccd1SEran Liberty #define BR_MSEL_SHIFT 5 111*f046ccd1SEran Liberty #define BR_V 0x00000001 112*f046ccd1SEran Liberty #define BR_V_SHIFT 0 113*f046ccd1SEran Liberty #define BR_RES ~(BR_BA|BR_PS|BR_DECC|BR_WP|BR_MSEL|BR_V) 114*f046ccd1SEran Liberty 115*f046ccd1SEran Liberty #define OR0 0x5004 116*f046ccd1SEran Liberty #define OR1 0x500C 117*f046ccd1SEran Liberty #define OR2 0x5014 118*f046ccd1SEran Liberty #define OR3 0x501C 119*f046ccd1SEran Liberty #define OR4 0x5024 120*f046ccd1SEran Liberty #define OR5 0x502C 121*f046ccd1SEran Liberty #define OR6 0x5034 122*f046ccd1SEran Liberty #define OR7 0x503C 123*f046ccd1SEran Liberty 124*f046ccd1SEran Liberty #define OR_GPCM_AM 0xFFFF8000 125*f046ccd1SEran Liberty #define OR_GPCM_AM_SHIFT 15 126*f046ccd1SEran Liberty #define OR_GPCM_BCTLD 0x00001000 127*f046ccd1SEran Liberty #define OR_GPCM_BCTLD_SHIFT 12 128*f046ccd1SEran Liberty #define OR_GPCM_CSNT 0x00000800 129*f046ccd1SEran Liberty #define OR_GPCM_CSNT_SHIFT 11 130*f046ccd1SEran Liberty #define OR_GPCM_ACS 0x00000600 131*f046ccd1SEran Liberty #define OR_GPCM_ACS_SHIFT 9 132*f046ccd1SEran Liberty #define OR_GPCM_XACS 0x00000100 133*f046ccd1SEran Liberty #define OR_GPCM_XACS_SHIFT 8 134*f046ccd1SEran Liberty #define OR_GPCM_SCY 0x000000F0 135*f046ccd1SEran Liberty #define OR_GPCM_SCY_SHIFT 4 136*f046ccd1SEran Liberty #define OR_GPCM_SETA 0x00000008 137*f046ccd1SEran Liberty #define OR_GPCM_SETA_SHIFT 3 138*f046ccd1SEran Liberty #define OR_GPCM_TRLX 0x00000004 139*f046ccd1SEran Liberty #define OR_GPCM_TRLX_SHIFT 2 140*f046ccd1SEran Liberty #define OR_GPCM_EHTR 0x00000002 141*f046ccd1SEran Liberty #define OR_GPCM_EHTR_SHIFT 1 142*f046ccd1SEran Liberty #define OR_GPCM_EAD 0x00000001 143*f046ccd1SEran Liberty #define OR_GPCM_EAD_SHIFT 0 144*f046ccd1SEran Liberty 145*f046ccd1SEran Liberty #define OR_UPM_AM 0xFFFF8000 146*f046ccd1SEran Liberty #define OR_UPM_AM_SHIFT 15 147*f046ccd1SEran Liberty #define OR_UPM_XAM 0x00006000 148*f046ccd1SEran Liberty #define OR_UPM_XAM_SHIFT 13 149*f046ccd1SEran Liberty #define OR_UPM_BCTLD 0x00001000 150*f046ccd1SEran Liberty #define OR_UPM_BCTLD_SHIFT 12 151*f046ccd1SEran Liberty #define OR_UPM_BI 0x00000100 152*f046ccd1SEran Liberty #define OR_UPM_BI_SHIFT 8 153*f046ccd1SEran Liberty #define OR_UPM_TRLX 0x00000004 154*f046ccd1SEran Liberty #define OR_UPM_TRLX_SHIFT 2 155*f046ccd1SEran Liberty #define OR_UPM_EHTR 0x00000002 156*f046ccd1SEran Liberty #define OR_UPM_EHTR_SHIFT 1 157*f046ccd1SEran Liberty #define OR_UPM_EAD 0x00000001 158*f046ccd1SEran Liberty #define OR_UPM_EAD_SHIFT 0 159*f046ccd1SEran Liberty 160*f046ccd1SEran Liberty #define OR_SDRAM_AM 0xFFFF8000 161*f046ccd1SEran Liberty #define OR_SDRAM_AM_SHIFT 15 162*f046ccd1SEran Liberty #define OR_SDRAM_XAM 0x00006000 163*f046ccd1SEran Liberty #define OR_SDRAM_XAM_SHIFT 13 164*f046ccd1SEran Liberty #define OR_SDRAM_COLS 0x00001C00 165*f046ccd1SEran Liberty #define OR_SDRAM_COLS_SHIFT 10 166*f046ccd1SEran Liberty #define OR_SDRAM_ROWS 0x000001C0 167*f046ccd1SEran Liberty #define OR_SDRAM_ROWS_SHIFT 6 168*f046ccd1SEran Liberty #define OR_SDRAM_PMSEL 0x00000020 169*f046ccd1SEran Liberty #define OR_SDRAM_PMSEL_SHIFT 5 170*f046ccd1SEran Liberty #define OR_SDRAM_EAD 0x00000001 171*f046ccd1SEran Liberty #define OR_SDRAM_EAD_SHIFT 0 172*f046ccd1SEran Liberty 173*f046ccd1SEran Liberty /* 174*f046ccd1SEran Liberty * Hard Reset Configration Word - High 175*f046ccd1SEran Liberty */ 176*f046ccd1SEran Liberty #define HRCWH_PCI_AGENT 0x00000000 177*f046ccd1SEran Liberty #define HRCWH_PCI_HOST 0x80000000 178*f046ccd1SEran Liberty 179*f046ccd1SEran Liberty #define HRCWH_32_BIT_PCI 0x00000000 180*f046ccd1SEran Liberty #define HRCWH_64_BIT_PCI 0x40000000 181*f046ccd1SEran Liberty 182*f046ccd1SEran Liberty #define HRCWH_PCI1_ARBITER_DISABLE 0x00000000 183*f046ccd1SEran Liberty #define HRCWH_PCI1_ARBITER_ENABLE 0x20000000 184*f046ccd1SEran Liberty 185*f046ccd1SEran Liberty #define HRCWH_PCI2_ARBITER_DISABLE 0x00000000 186*f046ccd1SEran Liberty #define HRCWH_PCI2_ARBITER_ENABLE 0x10000000 187*f046ccd1SEran Liberty 188*f046ccd1SEran Liberty #define HRCWH_CORE_DISABLE 0x08000000 189*f046ccd1SEran Liberty #define HRCWH_CORE_ENABLE 0x00000000 190*f046ccd1SEran Liberty 191*f046ccd1SEran Liberty #define HRCWH_FROM_0X00000100 0x00000000 192*f046ccd1SEran Liberty #define HRCWH_FROM_0XFFF00100 0x04000000 193*f046ccd1SEran Liberty 194*f046ccd1SEran Liberty #define HRCWH_BOOTSEQ_DISABLE 0x00000000 195*f046ccd1SEran Liberty #define HRCWH_BOOTSEQ_NORMAL 0x01000000 196*f046ccd1SEran Liberty #define HRCWH_BOOTSEQ_EXTENDED 0x02000000 197*f046ccd1SEran Liberty 198*f046ccd1SEran Liberty #define HRCWH_SW_WATCHDOG_DISABLE 0x00000000 199*f046ccd1SEran Liberty #define HRCWH_SW_WATCHDOG_ENABLE 0x00800000 200*f046ccd1SEran Liberty 201*f046ccd1SEran Liberty #define HRCWH_ROM_LOC_DDR_SDRAM 0x00000000 202*f046ccd1SEran Liberty #define HRCWH_ROM_LOC_PCI1 0x00100000 203*f046ccd1SEran Liberty #define HRCWH_ROM_LOC_PCI2 0x00200000 204*f046ccd1SEran Liberty #define HRCWH_ROM_LOC_LOCAL_8BIT 0x00500000 205*f046ccd1SEran Liberty #define HRCWH_ROM_LOC_LOCAL_16BIT 0x00600000 206*f046ccd1SEran Liberty #define HRCWH_ROM_LOC_LOCAL_32BIT 0x00700000 207*f046ccd1SEran Liberty 208*f046ccd1SEran Liberty #define HRCWH_TSEC1M_IN_RGMII 0x00000000 209*f046ccd1SEran Liberty #define HRCWH_TSEC1M_IN_RTBI 0x00004000 210*f046ccd1SEran Liberty #define HRCWH_TSEC1M_IN_GMII 0x00008000 211*f046ccd1SEran Liberty #define HRCWH_TSEC1M_IN_TBI 0x0000C000 212*f046ccd1SEran Liberty 213*f046ccd1SEran Liberty #define HRCWH_TSEC2M_IN_RGMII 0x00000000 214*f046ccd1SEran Liberty #define HRCWH_TSEC2M_IN_RTBI 0x00001000 215*f046ccd1SEran Liberty #define HRCWH_TSEC2M_IN_GMII 0x00002000 216*f046ccd1SEran Liberty #define HRCWH_TSEC2M_IN_TBI 0x00003000 217*f046ccd1SEran Liberty 218*f046ccd1SEran Liberty #define HRCWH_BIG_ENDIAN 0x00000000 219*f046ccd1SEran Liberty #define HRCWH_LITTLE_ENDIAN 0x00000008 220*f046ccd1SEran Liberty 221*f046ccd1SEran Liberty /* 222*f046ccd1SEran Liberty * Hard Reset Configration Word - Low 223*f046ccd1SEran Liberty */ 224*f046ccd1SEran Liberty #define HRCWL_LCL_BUS_TO_SCB_CLK_1X1 0x00000000 225*f046ccd1SEran Liberty #define HRCWL_LCL_BUS_TO_SCB_CLK_2X1 0x80000000 226*f046ccd1SEran Liberty 227*f046ccd1SEran Liberty #define HRCWL_DDR_TO_SCB_CLK_1X1 0x00000000 228*f046ccd1SEran Liberty #define HRCWL_DDR_TO_SCB_CLK_2X1 0x40000000 229*f046ccd1SEran Liberty 230*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_16X1 0x00000000 231*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_1X1 0x01000000 232*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_2X1 0x02000000 233*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_3X1 0x03000000 234*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_4X1 0x04000000 235*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_5X1 0x05000000 236*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_6X1 0x06000000 237*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_7X1 0x07000000 238*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_8X1 0x08000000 239*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_9X1 0x09000000 240*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_10X1 0x0A000000 241*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_11X1 0x0B000000 242*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_12X1 0x0C000000 243*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_13X1 0x0D000000 244*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_14X1 0x0E000000 245*f046ccd1SEran Liberty #define HRCWL_CSB_TO_CLKIN_15X1 0x0F000000 246*f046ccd1SEran Liberty 247*f046ccd1SEran Liberty #define HRCWL_VCO_BYPASS 0x00000000 248*f046ccd1SEran Liberty #define HRCWL_VCO_1X2 0x00000000 249*f046ccd1SEran Liberty #define HRCWL_VCO_1X4 0x00200000 250*f046ccd1SEran Liberty #define HRCWL_VCO_1X8 0x00400000 251*f046ccd1SEran Liberty 252*f046ccd1SEran Liberty #define HRCWL_CORE_TO_CSB_BYPASS 0x00000000 253*f046ccd1SEran Liberty #define HRCWL_CORE_TO_CSB_1X1 0x00020000 254*f046ccd1SEran Liberty #define HRCWL_CORE_TO_CSB_1_5X1 0x00030000 255*f046ccd1SEran Liberty #define HRCWL_CORE_TO_CSB_2X1 0x00040000 256*f046ccd1SEran Liberty #define HRCWL_CORE_TO_CSB_2_5X1 0x00050000 257*f046ccd1SEran Liberty #define HRCWL_CORE_TO_CSB_3X1 0x00060000 258*f046ccd1SEran Liberty 259*f046ccd1SEran Liberty /* 260*f046ccd1SEran Liberty * LCRR - Clock Ratio Register (10.3.1.16) 261*f046ccd1SEran Liberty */ 262*f046ccd1SEran Liberty #define LCRR_DBYP 0x80000000 263*f046ccd1SEran Liberty #define LCRR_DBYP_SHIFT 31 264*f046ccd1SEran Liberty #define LCRR_BUFCMDC 0x30000000 265*f046ccd1SEran Liberty #define LCRR_BUFCMDC_1 0x10000000 266*f046ccd1SEran Liberty #define LCRR_BUFCMDC_2 0x20000000 267*f046ccd1SEran Liberty #define LCRR_BUFCMDC_3 0x30000000 268*f046ccd1SEran Liberty #define LCRR_BUFCMDC_4 0x00000000 269*f046ccd1SEran Liberty #define LCRR_BUFCMDC_SHIFT 28 270*f046ccd1SEran Liberty #define LCRR_ECL 0x03000000 271*f046ccd1SEran Liberty #define LCRR_ECL_4 0x00000000 272*f046ccd1SEran Liberty #define LCRR_ECL_5 0x01000000 273*f046ccd1SEran Liberty #define LCRR_ECL_6 0x02000000 274*f046ccd1SEran Liberty #define LCRR_ECL_7 0x03000000 275*f046ccd1SEran Liberty #define LCRR_ECL_SHIFT 24 276*f046ccd1SEran Liberty #define LCRR_EADC 0x00030000 277*f046ccd1SEran Liberty #define LCRR_EADC_1 0x00010000 278*f046ccd1SEran Liberty #define LCRR_EADC_2 0x00020000 279*f046ccd1SEran Liberty #define LCRR_EADC_3 0x00030000 280*f046ccd1SEran Liberty #define LCRR_EADC_4 0x00000000 281*f046ccd1SEran Liberty #define LCRR_EADC_SHIFT 16 282*f046ccd1SEran Liberty #define LCRR_CLKDIV 0x0000000F 283*f046ccd1SEran Liberty #define LCRR_CLKDIV_2 0x00000002 284*f046ccd1SEran Liberty #define LCRR_CLKDIV_4 0x00000004 285*f046ccd1SEran Liberty #define LCRR_CLKDIV_8 0x00000008 286*f046ccd1SEran Liberty #define LCRR_CLKDIV_SHIFT 0 287*f046ccd1SEran Liberty 288*f046ccd1SEran Liberty 289*f046ccd1SEran Liberty #endif /* __MPC83XX_H__ */ 290