1 /* 2 * (C) Copyright 2010 3 * Ilko Iliev <iliev@ronetix.at> 4 * Asen Dimov <dimov@ronetix.at> 5 * Ronetix GmbH <www.ronetix.at> 6 * 7 * (C) Copyright 2007-2008 8 * Stelian Pop <stelian.pop@leadtechdesign.com> 9 * Lead Tech Design <www.leadtechdesign.com> 10 * 11 * Configuation settings for the PM9G45 board. 12 * 13 * See file CREDITS for list of people who contributed to this 14 * project. 15 * 16 * This program is free software; you can redistribute it and/or 17 * modify it under the terms of the GNU General Public License as 18 * published by the Free Software Foundation; either version 2 of 19 * the License, or (at your option) any later version. 20 * 21 * This program is distributed in the hope that it will be useful, 22 * but WITHOUT ANY WARRANTY; without even the implied warranty of 23 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 24 * GNU General Public License for more details. 25 * 26 * You should have received a copy of the GNU General Public License 27 * along with this program; if not, write to the Free Software 28 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, 29 * MA 02111-1307 USA 30 */ 31 32 #ifndef __CONFIG_H 33 #define __CONFIG_H 34 35 /* 36 * SoC must be defined first, before hardware.h is included. 37 * In this case SoC is defined in boards.cfg. 38 */ 39 #include <asm/hardware.h> 40 41 #define CONFIG_PM9G45 1 /* It's an Ronetix PM9G45 */ 42 #define CONFIG_SYS_AT91_CPU_NAME "AT91SAM9G45" 43 44 /* ARM asynchronous clock */ 45 #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* from 12 MHz crystal */ 46 #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */ 47 #define CONFIG_SYS_HZ 1000 48 #define CONFIG_SYS_TEXT_BASE 0x73f00000 49 50 #define CONFIG_ARCH_CPU_INIT 51 52 #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */ 53 #define CONFIG_SETUP_MEMORY_TAGS 1 54 #define CONFIG_INITRD_TAG 1 55 56 #define CONFIG_SKIP_LOWLEVEL_INIT 57 58 /* 59 * Hardware drivers 60 */ 61 #define CONFIG_AT91_GPIO 1 62 #define CONFIG_ATMEL_USART 1 63 #define CONFIG_USART_BASE ATMEL_BASE_DBGU 64 #define CONFIG_USART_ID ATMEL_ID_SYS 65 66 #define CONFIG_SYS_USE_NANDFLASH 1 67 68 /* LED */ 69 #define CONFIG_AT91_LED 70 #define CONFIG_RED_LED AT91_PIO_PORTD, 31 /* this is the user1 led */ 71 #define CONFIG_GREEN_LED AT91_PIO_PORTD, 0 /* this is the user2 led */ 72 73 #define CONFIG_BOOTDELAY 3 74 75 /* 76 * BOOTP options 77 */ 78 #define CONFIG_BOOTP_BOOTFILESIZE 1 79 #define CONFIG_BOOTP_BOOTPATH 1 80 #define CONFIG_BOOTP_GATEWAY 1 81 #define CONFIG_BOOTP_HOSTNAME 1 82 83 /* 84 * Command line configuration. 85 */ 86 #include <config_cmd_default.h> 87 #undef CONFIG_CMD_FPGA 88 #undef CONFIG_CMD_IMLS 89 90 #define CONFIG_CMD_CACHE 91 #define CONFIG_CMD_PING 1 92 #define CONFIG_CMD_DHCP 1 93 #define CONFIG_CMD_NAND 1 94 #define CONFIG_CMD_USB 1 95 96 #define CONFIG_CMD_JFFS2 1 97 #define CONFIG_JFFS2_CMDLINE 1 98 #define CONFIG_JFFS2_NAND 1 99 #define CONFIG_JFFS2_DEV "nand0" /* NAND dev jffs2 lives on */ 100 #define CONFIG_JFFS2_PART_OFFSET 0 /* start of jffs2 partition */ 101 #define CONFIG_JFFS2_PART_SIZE (256 * 1024 * 1024) /* partition */ 102 103 /* SDRAM */ 104 #define CONFIG_NR_DRAM_BANKS 1 105 #define PHYS_SDRAM 0x70000000 106 #define PHYS_SDRAM_SIZE 0x08000000 /* 128 megs */ 107 108 /* NOR flash, not available */ 109 #define CONFIG_SYS_NO_FLASH 1 110 #undef CONFIG_CMD_FLASH 111 112 /* NAND flash */ 113 #ifdef CONFIG_CMD_NAND 114 #define CONFIG_NAND_MAX_CHIPS 1 115 #define CONFIG_NAND_ATMEL 116 #define CONFIG_SYS_MAX_NAND_DEVICE 1 117 #define CONFIG_SYS_NAND_BASE 0x40000000 118 #define CONFIG_SYS_NAND_DBW_8 1 119 /* our ALE is AD21 */ 120 #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) 121 /* our CLE is AD22 */ 122 #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) 123 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIO_PORTC, 14 124 #define CONFIG_SYS_NAND_READY_PIN AT91_PIO_PORTD, 3 125 126 #endif 127 128 /* Ethernet */ 129 #define CONFIG_MACB 1 130 #define CONFIG_RMII 1 131 #define CONFIG_NET_RETRY_COUNT 20 132 #define CONFIG_RESET_PHY_R 1 133 134 /* USB */ 135 #define CONFIG_USB_ATMEL 136 #define CONFIG_USB_OHCI_NEW 1 137 #define CONFIG_DOS_PARTITION 1 138 #define CONFIG_SYS_USB_OHCI_CPU_INIT 1 139 #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00700000 /* _UHP_OHCI_BASE */ 140 #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9g45" 141 #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2 142 #define CONFIG_USB_STORAGE 1 143 144 /* board specific(not enough SRAM) */ 145 #define CONFIG_AT91SAM9G45_LCD_BASE PHYS_SDRAM + 0xE00000 146 147 #define CONFIG_SYS_LOAD_ADDR PHYS_SDRAM + 0x2000000 /* load addr */ 148 149 #define CONFIG_SYS_MEMTEST_START PHYS_SDRAM 150 #define CONFIG_SYS_MEMTEST_END CONFIG_AT91SAM9G45_LCD_BASE 151 152 /* bootstrap + u-boot + env + linux in nandflash */ 153 #define CONFIG_ENV_IS_IN_NAND 1 154 #define CONFIG_ENV_OFFSET 0x60000 155 #define CONFIG_ENV_OFFSET_REDUND 0x80000 156 #define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */ 157 #define CONFIG_BOOTCOMMAND "nand read 0x72000000 0x200000 0x200000; bootm" 158 #define CONFIG_BOOTARGS "fbcon=rotate:3 console=tty0 " \ 159 "console=ttyS0,115200 " \ 160 "root=/dev/mtdblock4 " \ 161 "mtdparts=atmel_nand:128k(bootstrap)ro," \ 162 "256k(uboot)ro,1664k(env)," \ 163 "2M(linux)ro,-(root) rw " \ 164 "rootfstype=jffs2" 165 166 #define CONFIG_BAUDRATE 115200 167 #define CONFIG_SYS_BAUDRATE_TABLE {115200 , 19200, 38400, 57600, 9600 } 168 169 #define CONFIG_SYS_PROMPT "U-Boot> " 170 #define CONFIG_SYS_CBSIZE 256 171 #define CONFIG_SYS_MAXARGS 16 172 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ 173 sizeof(CONFIG_SYS_PROMPT) + 16) 174 #define CONFIG_SYS_LONGHELP 1 175 #define CONFIG_CMDLINE_EDITING 1 176 #define CONFIG_AUTO_COMPLETE 177 #define CONFIG_SYS_HUSH_PARSER 178 #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " 179 180 /* 181 * Size of malloc() pool 182 */ 183 #define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + 128*1024,\ 184 0x1000) 185 186 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM 187 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 - \ 188 GENERATED_GBL_DATA_SIZE) 189 190 #define CONFIG_STACKSIZE (32*1024) /* regular stack */ 191 192 #ifdef CONFIG_USE_IRQ 193 #error CONFIG_USE_IRQ not supported 194 #endif 195 196 #endif 197