xref: /openbmc/u-boot/include/configs/ot1200.h (revision 87e29878)
1 /*
2  * Copyright (C) 2010-2013 Freescale Semiconductor, Inc.
3  * Copyright (C) 2014 Bachmann electronic GmbH
4  *
5  * SPDX-License-Identifier:     GPL-2.0+
6  */
7 
8 #ifndef __CONFIG_H
9 #define __CONFIG_H
10 
11 #include "mx6_common.h"
12 
13 /* Size of malloc() pool */
14 #define CONFIG_SYS_MALLOC_LEN           (10 * 1024 * 1024)
15 
16 #define CONFIG_BOARD_EARLY_INIT_F
17 #define CONFIG_MISC_INIT_R
18 
19 /* UART Configs */
20 #define CONFIG_MXC_UART
21 #define CONFIG_MXC_UART_BASE           UART1_BASE
22 
23 /* SF Configs */
24 #define CONFIG_CMD_SF
25 #define CONFIG_SPI
26 #define CONFIG_SPI_FLASH_STMICRO
27 #define CONFIG_SPI_FLASH_WINBOND
28 #define CONFIG_SPI_FLASH_MACRONIX
29 #define CONFIG_SPI_FLASH_SST
30 #define CONFIG_MXC_SPI
31 #define CONFIG_SF_DEFAULT_BUS  2
32 #define CONFIG_SF_DEFAULT_CS   0
33 #define CONFIG_SF_DEFAULT_SPEED 25000000
34 #define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0)
35 
36 /* IO expander */
37 #define CONFIG_PCA953X
38 #define CONFIG_SYS_I2C_PCA953X_ADDR	0x20
39 #define CONFIG_SYS_I2C_PCA953X_WIDTH	{ {0x20, 16} }
40 #define CONFIG_CMD_PCA953X
41 #define CONFIG_CMD_PCA953X_INFO
42 
43 /* I2C Configs */
44 #define CONFIG_CMD_I2C
45 #define CONFIG_SYS_I2C
46 #define CONFIG_SYS_I2C_MXC
47 #define CONFIG_SYS_I2C_MXC_I2C1		/* enable I2C bus 1 */
48 #define CONFIG_SYS_I2C_MXC_I2C2		/* enable I2C bus 2 */
49 #define CONFIG_SYS_I2C_MXC_I2C3		/* enable I2C bus 3 */
50 #define CONFIG_SYS_I2C_SPEED            100000
51 
52 /* OCOTP Configs */
53 #define CONFIG_CMD_IMXOTP
54 #define CONFIG_IMX_OTP
55 #define IMX_OTP_BASE                    OCOTP_BASE_ADDR
56 #define IMX_OTP_ADDR_MAX                0x7F
57 #define IMX_OTP_DATA_ERROR_VAL          0xBADABADA
58 #define IMX_OTPWRITE_ENABLED
59 
60 /* MMC Configs */
61 #define CONFIG_SYS_FSL_ESDHC_ADDR      0
62 #define CONFIG_SYS_FSL_USDHC_NUM       2
63 
64 /* USB Configs */
65 #define CONFIG_CMD_USB
66 #define CONFIG_USB_STORAGE
67 #define CONFIG_USB_EHCI
68 #define CONFIG_USB_EHCI_MX6
69 #define CONFIG_MXC_USB_PORTSC   (PORT_PTS_UTMI | PORT_PTS_PTW)
70 #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
71 
72 #ifdef CONFIG_MX6Q
73 #define CONFIG_CMD_SATA
74 #endif
75 
76 /*
77  * SATA Configs
78  */
79 #ifdef CONFIG_CMD_SATA
80 #define CONFIG_DWC_AHSATA
81 #define CONFIG_SYS_SATA_MAX_DEVICE	1
82 #define CONFIG_DWC_AHSATA_PORT_ID	0
83 #define CONFIG_DWC_AHSATA_BASE_ADDR	SATA_ARB_BASE_ADDR
84 #define CONFIG_LBA48
85 #define CONFIG_LIBATA
86 #endif
87 
88 
89 /* SPL */
90 #ifdef CONFIG_SPL
91 #include "imx6_spl.h"
92 #define CONFIG_SPL_SPI_SUPPORT
93 #define CONFIG_SPL_LIBCOMMON_SUPPORT
94 #define CONFIG_SPL_SPI_FLASH_SUPPORT
95 #define CONFIG_SYS_SPI_U_BOOT_OFFS     (64 * 1024)
96 #define CONFIG_SPL_SPI_LOAD
97 #endif
98 
99 #define CONFIG_CMD_PING
100 #define CONFIG_CMD_DHCP
101 #define CONFIG_CMD_MII
102 #define CONFIG_FEC_MXC
103 #define CONFIG_MII
104 #define IMX_FEC_BASE                    ENET_BASE_ADDR
105 #define CONFIG_FEC_XCV_TYPE             MII100
106 #define CONFIG_ETHPRIME                 "FEC"
107 #define CONFIG_FEC_MXC_PHYADDR          0x5
108 #define CONFIG_PHYLIB
109 #define CONFIG_PHY_SMSC
110 
111 #ifndef CONFIG_SPL
112 #define CONFIG_CMD_EEPROM
113 #define CONFIG_ENV_EEPROM_IS_ON_I2C
114 #define CONFIG_SYS_I2C_EEPROM_BUS             1
115 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN        1
116 #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS     3
117 #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
118 #define CONFIG_SYS_I2C_MULTI_EEPROMS
119 #endif
120 
121 /* Miscellaneous commands */
122 #define CONFIG_CMD_BMODE
123 
124 #define CONFIG_PREBOOT                 ""
125 
126 /* Print Buffer Size */
127 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
128 
129 /* Physical Memory Map */
130 #define CONFIG_NR_DRAM_BANKS           1
131 #define PHYS_SDRAM                     MMDC0_ARB_BASE_ADDR
132 
133 #define CONFIG_SYS_SDRAM_BASE          PHYS_SDRAM
134 #define CONFIG_SYS_INIT_RAM_ADDR       IRAM_BASE_ADDR
135 #define CONFIG_SYS_INIT_RAM_SIZE       IRAM_SIZE
136 
137 #define CONFIG_SYS_INIT_SP_OFFSET \
138 	(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
139 #define CONFIG_SYS_INIT_SP_ADDR \
140 	(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
141 
142 /* Environment organization */
143 #define CONFIG_ENV_IS_IN_SPI_FLASH
144 #define CONFIG_ENV_SIZE                 (64 * 1024)	/* 64 kb */
145 #define CONFIG_ENV_OFFSET               (1024 * 1024)
146 /* M25P16 has an erase size of 64 KiB */
147 #define CONFIG_ENV_SECT_SIZE            (64 * 1024)
148 #define CONFIG_ENV_SPI_BUS              CONFIG_SF_DEFAULT_BUS
149 #define CONFIG_ENV_SPI_CS               CONFIG_SF_DEFAULT_CS
150 #define CONFIG_ENV_SPI_MODE             CONFIG_SF_DEFAULT_MODE
151 #define CONFIG_ENV_SPI_MAX_HZ           CONFIG_SF_DEFAULT_SPEED
152 
153 #define CONFIG_BOOTP_SERVERIP
154 #define CONFIG_BOOTP_BOOTFILE
155 
156 #endif         /* __CONFIG_H */
157