1 /* 2 * Copyright 2010-2011 Calxeda, Inc. 3 * 4 * SPDX-License-Identifier: GPL-2.0+ 5 */ 6 7 #ifndef __CONFIG_H 8 #define __CONFIG_H 9 10 #include <config_distro_defaults.h> 11 12 #define CONFIG_SYS_DCACHE_OFF 13 #define CONFIG_SYS_THUMB_BUILD 14 15 #define CONFIG_SYS_NO_FLASH 16 #define CONFIG_SYS_GENERIC_BOARD 17 18 #define CONFIG_OF_BOARD_SETUP 19 #define CONFIG_FIT 20 #define CONFIG_SYS_BOOTMAPSZ (16 << 20) 21 22 #define CONFIG_SYS_TIMER_RATE (150000000/256) 23 #define CONFIG_SYS_TIMER_COUNTER (0xFFF34000 + 0x4) 24 #define CONFIG_SYS_TIMER_COUNTS_DOWN 25 26 /* 27 * Size of malloc() pool 28 */ 29 #define CONFIG_SYS_MALLOC_LEN (512 * 1024) 30 31 #define CONFIG_PL011_SERIAL 32 #define CONFIG_PL011_CLOCK 150000000 33 #define CONFIG_PL01x_PORTS { (void *)(0xFFF36000) } 34 #define CONFIG_CONS_INDEX 0 35 36 #define CONFIG_BAUDRATE 115200 37 38 #define CONFIG_BOOTCOUNT_LIMIT 39 #define CONFIG_SYS_BOOTCOUNT_SINGLEWORD 40 #define CONFIG_SYS_BOOTCOUNT_LE /* Use little-endian accessors */ 41 #define CONFIG_SYS_BOOTCOUNT_ADDR 0xfff3cf0c 42 43 #define CONFIG_MISC_INIT_R 44 #define CONFIG_LIBATA 45 #define CONFIG_SCSI_AHCI 46 #define CONFIG_SCSI_AHCI_PLAT 47 #define CONFIG_SYS_SCSI_MAX_SCSI_ID 5 48 #define CONFIG_SYS_SCSI_MAX_LUN 1 49 #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \ 50 CONFIG_SYS_SCSI_MAX_LUN) 51 52 #define CONFIG_CALXEDA_XGMAC 53 54 /* 55 * Command line configuration. 56 */ 57 #define CONFIG_CMD_SCSI 58 59 #define CONFIG_BOOT_RETRY_TIME -1 60 #define CONFIG_RESET_TO_RETRY 61 62 /* 63 * Miscellaneous configurable options 64 */ 65 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ 66 #define CONFIG_SYS_MAXARGS 16 /* max number of cmd args */ 67 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE 68 /* Print Buffer Size */ 69 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ 70 sizeof(CONFIG_SYS_PROMPT)+16) 71 72 #define CONFIG_SYS_LOAD_ADDR 0x800000 73 #define CONFIG_SYS_64BIT_LBA 74 75 76 /*----------------------------------------------------------------------- 77 * Physical Memory Map 78 */ 79 #define CONFIG_NR_DRAM_BANKS 1 80 #define PHYS_SDRAM_1_SIZE (4089 << 20) 81 #define CONFIG_SYS_MEMTEST_START 0x100000 82 #define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1_SIZE - 0x100000) 83 84 /* Environment data setup 85 */ 86 #define CONFIG_ENV_IS_IN_NVRAM 87 #define CONFIG_SYS_NVRAM_BASE_ADDR 0xfff88000 /* NVRAM base address */ 88 #define CONFIG_SYS_NVRAM_SIZE 0x8000 /* NVRAM size */ 89 #define CONFIG_ENV_SIZE 0x2000 /* Size of Environ */ 90 #define CONFIG_ENV_ADDR CONFIG_SYS_NVRAM_BASE_ADDR 91 92 #define CONFIG_SYS_SDRAM_BASE 0x00000000 93 #define CONFIG_SYS_TEXT_BASE 0x00008000 94 #define CONFIG_SYS_INIT_SP_ADDR 0x01000000 95 #define CONFIG_SKIP_LOWLEVEL_INIT 96 97 #endif 98