xref: /openbmc/u-boot/include/configs/crownbay.h (revision fba02d69)
1405d8205SBin Meng /*
2405d8205SBin Meng  * Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
3405d8205SBin Meng  *
4405d8205SBin Meng  * SPDX-License-Identifier:	GPL-2.0+
5405d8205SBin Meng  */
6405d8205SBin Meng 
7405d8205SBin Meng /*
8405d8205SBin Meng  * board/config.h - configuration options, board specific
9405d8205SBin Meng  */
10405d8205SBin Meng 
11405d8205SBin Meng #ifndef __CONFIG_H
12405d8205SBin Meng #define __CONFIG_H
13405d8205SBin Meng 
14405d8205SBin Meng #include <configs/x86-common.h>
15405d8205SBin Meng 
16405d8205SBin Meng #define CONFIG_SYS_MONITOR_LEN		(1 << 20)
17405d8205SBin Meng #define CONFIG_BOARD_EARLY_INIT_F
18405d8205SBin Meng 
19405d8205SBin Meng #define CONFIG_NR_DRAM_BANKS		1
20405d8205SBin Meng 
2141702bacSBin Meng #define CONFIG_X86_SERIAL
22405d8205SBin Meng #define CONFIG_SMSC_LPC47M
23405d8205SBin Meng 
24405d8205SBin Meng #define CONFIG_PCI_MEM_BUS		0x40000000
25405d8205SBin Meng #define CONFIG_PCI_MEM_PHYS		CONFIG_PCI_MEM_BUS
26405d8205SBin Meng #define CONFIG_PCI_MEM_SIZE		0x80000000
27405d8205SBin Meng 
28405d8205SBin Meng #define CONFIG_PCI_PREF_BUS		0xc0000000
29405d8205SBin Meng #define CONFIG_PCI_PREF_PHYS		CONFIG_PCI_PREF_BUS
30405d8205SBin Meng #define CONFIG_PCI_PREF_SIZE		0x20000000
31405d8205SBin Meng 
32405d8205SBin Meng #define CONFIG_PCI_IO_BUS		0x2000
33405d8205SBin Meng #define CONFIG_PCI_IO_PHYS		CONFIG_PCI_IO_BUS
34405d8205SBin Meng #define CONFIG_PCI_IO_SIZE		0xe000
35405d8205SBin Meng 
36405d8205SBin Meng #define CONFIG_SYS_EARLY_PCI_INIT
37405d8205SBin Meng #define CONFIG_PCI_PNP
380ff65eb9SBin Meng #define CONFIG_E1000
39405d8205SBin Meng 
40405d8205SBin Meng #define CONFIG_STD_DEVICES_SETTINGS     "stdin=serial\0" \
41405d8205SBin Meng 					"stdout=serial\0" \
42405d8205SBin Meng 					"stderr=serial\0"
43405d8205SBin Meng 
44405d8205SBin Meng #define CONFIG_SCSI_DEV_LIST            \
45405d8205SBin Meng 	{PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_TCF_SATA}
46405d8205SBin Meng 
47adfe3b24SBin Meng #define CONFIG_SPI_FLASH_SST
48adfe3b24SBin Meng 
49aada6276SBin Meng #define CONFIG_MMC
50aada6276SBin Meng #define CONFIG_SDHCI
51aada6276SBin Meng #define CONFIG_GENERIC_MMC
52aada6276SBin Meng #define CONFIG_MMC_SDMA
53aada6276SBin Meng #define CONFIG_CMD_MMC
54aada6276SBin Meng 
55a84134f7SBin Meng /* Topcliff Gigabit Ethernet */
56a84134f7SBin Meng #define CONFIG_PCH_GBE
57a84134f7SBin Meng #define CONFIG_PHYLIB
58a84134f7SBin Meng 
59405d8205SBin Meng /* Video is not supported */
60405d8205SBin Meng #undef CONFIG_VIDEO
61405d8205SBin Meng #undef CONFIG_CFB_CONSOLE
62405d8205SBin Meng 
63*fba02d69SBin Meng /* Environment configuration */
64*fba02d69SBin Meng #undef CONFIG_ENV_IS_NOWHERE
65*fba02d69SBin Meng #undef CONFIG_ENV_SIZE
66*fba02d69SBin Meng #define CONFIG_ENV_IS_IN_SPI_FLASH
67*fba02d69SBin Meng #define CONFIG_ENV_SIZE			0x1000
68*fba02d69SBin Meng #define CONFIG_ENV_SECT_SIZE		0x1000
69*fba02d69SBin Meng #define CONFIG_ENV_OFFSET		0
70*fba02d69SBin Meng 
71405d8205SBin Meng #endif	/* __CONFIG_H */
72