1 /* 2 * Copyright 2011-2012 Freescale Semiconductor, Inc. 3 * 4 * SPDX-License-Identifier: GPL-2.0+ 5 */ 6 7 /* 8 * P2041 RDB board configuration file 9 * Also supports P2040 RDB 10 */ 11 #ifndef __CONFIG_H 12 #define __CONFIG_H 13 14 #define CONFIG_P2041RDB 15 #define CONFIG_PHYS_64BIT 16 #define CONFIG_PPC_P2041 17 18 #ifdef CONFIG_RAMBOOT_PBL 19 #define CONFIG_RAMBOOT_TEXT_BASE CONFIG_SYS_TEXT_BASE 20 #define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc 21 #define CONFIG_PBLPBI_CONFIG $(SRCTREE)/board/freescale/corenet_ds/pbi.cfg 22 #define CONFIG_PBLRCW_CONFIG $(SRCTREE)/board/freescale/corenet_ds/rcw_p2041rdb.cfg 23 #endif 24 25 #ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE 26 /* Set 1M boot space */ 27 #define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR (CONFIG_SYS_TEXT_BASE & 0xfff00000) 28 #define CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR_PHYS \ 29 (0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_SLAVE_ADDR) 30 #define CONFIG_RESET_VECTOR_ADDRESS 0xfffffffc 31 #define CONFIG_SYS_NO_FLASH 32 #endif 33 34 /* High Level Configuration Options */ 35 #define CONFIG_BOOKE 36 #define CONFIG_E500 /* BOOKE e500 family */ 37 #define CONFIG_E500MC /* BOOKE e500mc family */ 38 #define CONFIG_SYS_BOOK3E_HV /* Category E.HV supported */ 39 #define CONFIG_MPC85xx /* MPC85xx/PQ3 platform */ 40 #define CONFIG_MP /* support multiple processors */ 41 42 #ifndef CONFIG_SYS_TEXT_BASE 43 #define CONFIG_SYS_TEXT_BASE 0xeff80000 44 #endif 45 46 #ifndef CONFIG_RESET_VECTOR_ADDRESS 47 #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc 48 #endif 49 50 #define CONFIG_SYS_FSL_CPC /* Corenet Platform Cache */ 51 #define CONFIG_SYS_NUM_CPC CONFIG_NUM_DDR_CONTROLLERS 52 #define CONFIG_FSL_ELBC /* Has Enhanced localbus controller */ 53 #define CONFIG_PCI /* Enable PCI/PCIE */ 54 #define CONFIG_PCIE1 /* PCIE controler 1 */ 55 #define CONFIG_PCIE2 /* PCIE controler 2 */ 56 #define CONFIG_PCIE3 /* PCIE controler 3 */ 57 #define CONFIG_FSL_PCI_INIT /* Use common FSL init code */ 58 #define CONFIG_SYS_PCI_64BIT /* enable 64-bit PCI resources */ 59 60 #define CONFIG_SYS_SRIO 61 #define CONFIG_SRIO1 /* SRIO port 1 */ 62 #define CONFIG_SRIO2 /* SRIO port 2 */ 63 #define CONFIG_SRIO_PCIE_BOOT_MASTER 64 #define CONFIG_SYS_DPAA_RMAN /* RMan */ 65 66 #define CONFIG_FSL_LAW /* Use common FSL init code */ 67 68 #define CONFIG_ENV_OVERWRITE 69 70 #ifdef CONFIG_SYS_NO_FLASH 71 #if !defined(CONFIG_RAMBOOT_PBL) && !defined(CONFIG_SRIO_PCIE_BOOT_SLAVE) 72 #define CONFIG_ENV_IS_NOWHERE 73 #endif 74 #else 75 #define CONFIG_FLASH_CFI_DRIVER 76 #define CONFIG_SYS_FLASH_CFI 77 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 78 #endif 79 80 #if defined(CONFIG_SPIFLASH) 81 #define CONFIG_SYS_EXTRA_ENV_RELOC 82 #define CONFIG_ENV_IS_IN_SPI_FLASH 83 #define CONFIG_ENV_SPI_BUS 0 84 #define CONFIG_ENV_SPI_CS 0 85 #define CONFIG_ENV_SPI_MAX_HZ 10000000 86 #define CONFIG_ENV_SPI_MODE 0 87 #define CONFIG_ENV_SIZE 0x2000 /* 8KB */ 88 #define CONFIG_ENV_OFFSET 0x100000 /* 1MB */ 89 #define CONFIG_ENV_SECT_SIZE 0x10000 90 #elif defined(CONFIG_SDCARD) 91 #define CONFIG_SYS_EXTRA_ENV_RELOC 92 #define CONFIG_ENV_IS_IN_MMC 93 #define CONFIG_FSL_FIXED_MMC_LOCATION 94 #define CONFIG_SYS_MMC_ENV_DEV 0 95 #define CONFIG_ENV_SIZE 0x2000 96 #define CONFIG_ENV_OFFSET (512 * 1097) 97 #elif defined(CONFIG_NAND) 98 #define CONFIG_SYS_EXTRA_ENV_RELOC 99 #define CONFIG_ENV_IS_IN_NAND 100 #define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE 101 #define CONFIG_ENV_OFFSET (5 * CONFIG_SYS_NAND_BLOCK_SIZE) 102 #elif defined(CONFIG_SRIO_PCIE_BOOT_SLAVE) 103 #define CONFIG_ENV_IS_IN_REMOTE 104 #define CONFIG_ENV_ADDR 0xffe20000 105 #define CONFIG_ENV_SIZE 0x2000 106 #elif defined(CONFIG_ENV_IS_NOWHERE) 107 #define CONFIG_ENV_SIZE 0x2000 108 #else 109 #define CONFIG_ENV_IS_IN_FLASH 110 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE \ 111 - CONFIG_ENV_SECT_SIZE) 112 #define CONFIG_ENV_SIZE 0x2000 113 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */ 114 #endif 115 116 #ifndef __ASSEMBLY__ 117 unsigned long get_board_sys_clk(unsigned long dummy); 118 #endif 119 #define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0) 120 121 /* 122 * These can be toggled for performance analysis, otherwise use default. 123 */ 124 #define CONFIG_SYS_CACHE_STASHING 125 #define CONFIG_BACKSIDE_L2_CACHE 126 #define CONFIG_SYS_INIT_L2CSR0 L2CSR0_L2E 127 #define CONFIG_BTB /* toggle branch predition */ 128 129 #define CONFIG_ENABLE_36BIT_PHYS 130 131 #ifdef CONFIG_PHYS_64BIT 132 #define CONFIG_ADDR_MAP 133 #define CONFIG_SYS_NUM_ADDR_MAP 64 /* number of TLB1 entries */ 134 #endif 135 136 #define CONFIG_POST CONFIG_SYS_POST_MEMORY /* test POST memory test */ 137 #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */ 138 #define CONFIG_SYS_MEMTEST_END 0x00400000 139 #define CONFIG_SYS_ALT_MEMTEST 140 #define CONFIG_PANIC_HANG /* do not reset board on panic */ 141 142 /* 143 * Config the L3 Cache as L3 SRAM 144 */ 145 #define CONFIG_SYS_INIT_L3_ADDR CONFIG_RAMBOOT_TEXT_BASE 146 #ifdef CONFIG_PHYS_64BIT 147 #define CONFIG_SYS_INIT_L3_ADDR_PHYS (0xf00000000ull | \ 148 CONFIG_RAMBOOT_TEXT_BASE) 149 #else 150 #define CONFIG_SYS_INIT_L3_ADDR_PHYS CONFIG_SYS_INIT_L3_ADDR 151 #endif 152 #define CONFIG_SYS_L3_SIZE (1024 << 10) 153 #define CONFIG_SYS_INIT_L3_END (CONFIG_SYS_INIT_L3_ADDR + CONFIG_SYS_L3_SIZE) 154 155 #ifdef CONFIG_PHYS_64BIT 156 #define CONFIG_SYS_DCSRBAR 0xf0000000 157 #define CONFIG_SYS_DCSRBAR_PHYS 0xf00000000ull 158 #endif 159 160 /* EEPROM */ 161 #define CONFIG_ID_EEPROM 162 #define CONFIG_SYS_I2C_EEPROM_NXID 163 #define CONFIG_SYS_EEPROM_BUS_NUM 0 164 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 165 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 166 167 /* 168 * DDR Setup 169 */ 170 #define CONFIG_VERY_BIG_RAM 171 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 172 #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE 173 174 #define CONFIG_DIMM_SLOTS_PER_CTLR 1 175 #define CONFIG_CHIP_SELECTS_PER_CTRL (4 * CONFIG_DIMM_SLOTS_PER_CTLR) 176 177 #define CONFIG_DDR_SPD 178 #define CONFIG_SYS_FSL_DDR3 179 180 #define CONFIG_SYS_SPD_BUS_NUM 0 181 #define SPD_EEPROM_ADDRESS 0x52 182 #define CONFIG_SYS_SDRAM_SIZE 4096 /* for fixed parameter use */ 183 184 /* 185 * Local Bus Definitions 186 */ 187 188 /* Set the local bus clock 1/8 of platform clock */ 189 #define CONFIG_SYS_LBC_LCRR LCRR_CLKDIV_8 190 191 /* 192 * This board doesn't have a promjet connector. 193 * However, it uses commone corenet board LAW and TLB. 194 * It is necessary to use the same start address with proper offset. 195 */ 196 #define CONFIG_SYS_FLASH_BASE 0xe0000000 197 #ifdef CONFIG_PHYS_64BIT 198 #define CONFIG_SYS_FLASH_BASE_PHYS 0xfe0000000ull 199 #else 200 #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE 201 #endif 202 203 #define CONFIG_SYS_FLASH_BR_PRELIM \ 204 (BR_PHYS_ADDR((CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000)) | \ 205 BR_PS_16 | BR_V) 206 #define CONFIG_SYS_FLASH_OR_PRELIM \ 207 ((0xf8000ff7 & ~OR_GPCM_SCY & ~OR_GPCM_EHTR) \ 208 | OR_GPCM_SCY_8 | OR_GPCM_EHTR_CLEAR) 209 210 #define CONFIG_FSL_CPLD 211 #define CPLD_BASE 0xffdf0000 /* CPLD registers */ 212 #ifdef CONFIG_PHYS_64BIT 213 #define CPLD_BASE_PHYS 0xfffdf0000ull 214 #else 215 #define CPLD_BASE_PHYS CPLD_BASE 216 #endif 217 218 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(CPLD_BASE_PHYS) | BR_PS_8 | BR_V) 219 #define CONFIG_SYS_OR3_PRELIM 0xffffeff7 /* 32KB but only 4k mapped */ 220 221 #define PIXIS_LBMAP_SWITCH 7 222 #define PIXIS_LBMAP_MASK 0xf0 223 #define PIXIS_LBMAP_SHIFT 4 224 #define PIXIS_LBMAP_ALTBANK 0x40 225 226 #define CONFIG_SYS_FLASH_QUIET_TEST 227 #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ 228 229 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ 230 #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ 231 #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Erase Timeout (ms) */ 232 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Write Timeout (ms) */ 233 234 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE 235 236 #if defined(CONFIG_RAMBOOT_PBL) 237 #define CONFIG_SYS_RAMBOOT 238 #endif 239 240 #define CONFIG_NAND_FSL_ELBC 241 /* Nand Flash */ 242 #ifdef CONFIG_NAND_FSL_ELBC 243 #define CONFIG_SYS_NAND_BASE 0xffa00000 244 #ifdef CONFIG_PHYS_64BIT 245 #define CONFIG_SYS_NAND_BASE_PHYS 0xfffa00000ull 246 #else 247 #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE 248 #endif 249 250 #define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE} 251 #define CONFIG_SYS_MAX_NAND_DEVICE 1 252 #define CONFIG_MTD_NAND_VERIFY_WRITE 253 #define CONFIG_CMD_NAND 254 #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024) 255 256 /* NAND flash config */ 257 #define CONFIG_SYS_NAND_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ 258 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ 259 | BR_PS_8 /* Port Size = 8 bit */ \ 260 | BR_MS_FCM /* MSEL = FCM */ \ 261 | BR_V) /* valid */ 262 #define CONFIG_SYS_NAND_OR_PRELIM (0xFFFC0000 /* length 256K */ \ 263 | OR_FCM_PGS /* Large Page*/ \ 264 | OR_FCM_CSCT \ 265 | OR_FCM_CST \ 266 | OR_FCM_CHT \ 267 | OR_FCM_SCY_1 \ 268 | OR_FCM_TRLX \ 269 | OR_FCM_EHTR) 270 271 #ifdef CONFIG_NAND 272 #define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */ 273 #define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 274 #define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_FLASH_BR_PRELIM /* NOR Base Address */ 275 #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_FLASH_OR_PRELIM /* NOR Options */ 276 #else 277 #define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_FLASH_BR_PRELIM /* NOR Base Address */ 278 #define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_FLASH_OR_PRELIM /* NOR Options */ 279 #define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */ 280 #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 281 #endif 282 #else 283 #define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_FLASH_BR_PRELIM /* NOR Base Address */ 284 #define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_FLASH_OR_PRELIM /* NOR Options */ 285 #endif /* CONFIG_NAND_FSL_ELBC */ 286 287 #define CONFIG_SYS_FLASH_EMPTY_INFO 288 #define CONFIG_SYS_FLASH_AMD_CHECK_DQ7 289 #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000} 290 291 #define CONFIG_BOARD_EARLY_INIT_F 292 #define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */ 293 #define CONFIG_MISC_INIT_R 294 295 #define CONFIG_HWCONFIG 296 297 /* define to use L1 as initial stack */ 298 #define CONFIG_L1_INIT_RAM 299 #define CONFIG_SYS_INIT_RAM_LOCK 300 #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */ 301 #ifdef CONFIG_PHYS_64BIT 302 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf 303 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR 304 /* The assembler doesn't like typecast */ 305 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS \ 306 ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \ 307 CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW) 308 #else 309 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS CONFIG_SYS_INIT_RAM_ADDR 310 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0 311 #define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR_PHYS 312 #endif 313 #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 314 315 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \ 316 GENERATED_GBL_DATA_SIZE) 317 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET 318 319 #define CONFIG_SYS_MONITOR_LEN (512 * 1024) 320 #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) 321 322 /* Serial Port - controlled on board with jumper J8 323 * open - index 2 324 * shorted - index 1 325 */ 326 #define CONFIG_CONS_INDEX 1 327 #define CONFIG_SYS_NS16550 328 #define CONFIG_SYS_NS16550_SERIAL 329 #define CONFIG_SYS_NS16550_REG_SIZE 1 330 #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)/2) 331 332 #define CONFIG_SYS_BAUDRATE_TABLE \ 333 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200} 334 335 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x11C500) 336 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x11C600) 337 #define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_CCSRBAR+0x11D500) 338 #define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_CCSRBAR+0x11D600) 339 340 /* Use the HUSH parser */ 341 #define CONFIG_SYS_HUSH_PARSER 342 343 /* pass open firmware flat tree */ 344 #define CONFIG_OF_LIBFDT 345 #define CONFIG_OF_BOARD_SETUP 346 #define CONFIG_OF_STDOUT_VIA_ALIAS 347 348 /* new uImage format support */ 349 #define CONFIG_FIT 350 #define CONFIG_FIT_VERBOSE /* enable fit_format_{error,warning}() */ 351 352 /* I2C */ 353 #define CONFIG_SYS_I2C 354 #define CONFIG_SYS_I2C_FSL 355 #define CONFIG_SYS_FSL_I2C_SPEED 400000 356 #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F 357 #define CONFIG_SYS_FSL_I2C_OFFSET 0x118000 358 #define CONFIG_SYS_FSL_I2C2_SPEED 400000 359 #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F 360 #define CONFIG_SYS_FSL_I2C2_OFFSET 0x118100 361 362 /* 363 * RapidIO 364 */ 365 #define CONFIG_SYS_SRIO1_MEM_VIRT 0xa0000000 366 #ifdef CONFIG_PHYS_64BIT 367 #define CONFIG_SYS_SRIO1_MEM_PHYS 0xc20000000ull 368 #else 369 #define CONFIG_SYS_SRIO1_MEM_PHYS 0xa0000000 370 #endif 371 #define CONFIG_SYS_SRIO1_MEM_SIZE 0x10000000 /* 256M */ 372 373 #define CONFIG_SYS_SRIO2_MEM_VIRT 0xb0000000 374 #ifdef CONFIG_PHYS_64BIT 375 #define CONFIG_SYS_SRIO2_MEM_PHYS 0xc30000000ull 376 #else 377 #define CONFIG_SYS_SRIO2_MEM_PHYS 0xb0000000 378 #endif 379 #define CONFIG_SYS_SRIO2_MEM_SIZE 0x10000000 /* 256M */ 380 381 /* 382 * for slave u-boot IMAGE instored in master memory space, 383 * PHYS must be aligned based on the SIZE 384 */ 385 #define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_PHYS 0xfef080000ull 386 #define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS1 0xfff80000ull 387 #define CONFIG_SRIO_PCIE_BOOT_IMAGE_SIZE 0x80000 /* 512K */ 388 #define CONFIG_SRIO_PCIE_BOOT_IMAGE_MEM_BUS2 0x3fff80000ull 389 /* 390 * for slave UCODE and ENV instored in master memory space, 391 * PHYS must be aligned based on the SIZE 392 */ 393 #define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_PHYS 0xfef040000ull 394 #define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_MEM_BUS 0x3ffe00000ull 395 #define CONFIG_SRIO_PCIE_BOOT_UCODE_ENV_SIZE 0x40000 /* 256K */ 396 397 /* slave core release by master*/ 398 #define CONFIG_SRIO_PCIE_BOOT_BRR_OFFSET 0xe00e4 399 #define CONFIG_SRIO_PCIE_BOOT_RELEASE_MASK 0x00000001 /* release core 0 */ 400 401 /* 402 * SRIO_PCIE_BOOT - SLAVE 403 */ 404 #ifdef CONFIG_SRIO_PCIE_BOOT_SLAVE 405 #define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR 0xFFE00000 406 #define CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR_PHYS \ 407 (0x300000000ull | CONFIG_SYS_SRIO_PCIE_BOOT_UCODE_ENV_ADDR) 408 #endif 409 410 /* 411 * eSPI - Enhanced SPI 412 */ 413 #define CONFIG_FSL_ESPI 414 #define CONFIG_SPI_FLASH 415 #define CONFIG_SPI_FLASH_SPANSION 416 #define CONFIG_CMD_SF 417 #define CONFIG_SF_DEFAULT_SPEED 10000000 418 #define CONFIG_SF_DEFAULT_MODE 0 419 420 /* 421 * General PCI 422 * Memory space is mapped 1-1, but I/O space must start from 0. 423 */ 424 425 /* controller 1, direct to uli, tgtid 3, Base address 20000 */ 426 #define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000 427 #ifdef CONFIG_PHYS_64BIT 428 #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000 429 #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull 430 #else 431 #define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000 432 #define CONFIG_SYS_PCIE1_MEM_PHYS 0x80000000 433 #endif 434 #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */ 435 #define CONFIG_SYS_PCIE1_IO_VIRT 0xf8000000 436 #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 437 #ifdef CONFIG_PHYS_64BIT 438 #define CONFIG_SYS_PCIE1_IO_PHYS 0xff8000000ull 439 #else 440 #define CONFIG_SYS_PCIE1_IO_PHYS 0xf8000000 441 #endif 442 #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */ 443 444 /* controller 2, Slot 2, tgtid 2, Base address 201000 */ 445 #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000 446 #ifdef CONFIG_PHYS_64BIT 447 #define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000 448 #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull 449 #else 450 #define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000 451 #define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000 452 #endif 453 #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */ 454 #define CONFIG_SYS_PCIE2_IO_VIRT 0xf8010000 455 #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 456 #ifdef CONFIG_PHYS_64BIT 457 #define CONFIG_SYS_PCIE2_IO_PHYS 0xff8010000ull 458 #else 459 #define CONFIG_SYS_PCIE2_IO_PHYS 0xf8010000 460 #endif 461 #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ 462 463 /* controller 3, Slot 1, tgtid 1, Base address 202000 */ 464 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000 465 #ifdef CONFIG_PHYS_64BIT 466 #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000 467 #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc40000000ull 468 #else 469 #define CONFIG_SYS_PCIE3_MEM_BUS 0xc0000000 470 #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc0000000 471 #endif 472 #define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */ 473 #define CONFIG_SYS_PCIE3_IO_VIRT 0xf8020000 474 #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000 475 #ifdef CONFIG_PHYS_64BIT 476 #define CONFIG_SYS_PCIE3_IO_PHYS 0xff8020000ull 477 #else 478 #define CONFIG_SYS_PCIE3_IO_PHYS 0xf8020000 479 #endif 480 #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */ 481 482 /* Qman/Bman */ 483 #define CONFIG_SYS_DPAA_QBMAN /* Support Q/Bman */ 484 #define CONFIG_SYS_BMAN_NUM_PORTALS 10 485 #define CONFIG_SYS_BMAN_MEM_BASE 0xf4000000 486 #ifdef CONFIG_PHYS_64BIT 487 #define CONFIG_SYS_BMAN_MEM_PHYS 0xff4000000ull 488 #else 489 #define CONFIG_SYS_BMAN_MEM_PHYS CONFIG_SYS_BMAN_MEM_BASE 490 #endif 491 #define CONFIG_SYS_BMAN_MEM_SIZE 0x00200000 492 #define CONFIG_SYS_QMAN_NUM_PORTALS 10 493 #define CONFIG_SYS_QMAN_MEM_BASE 0xf4200000 494 #ifdef CONFIG_PHYS_64BIT 495 #define CONFIG_SYS_QMAN_MEM_PHYS 0xff4200000ull 496 #else 497 #define CONFIG_SYS_QMAN_MEM_PHYS CONFIG_SYS_QMAN_MEM_BASE 498 #endif 499 #define CONFIG_SYS_QMAN_MEM_SIZE 0x00200000 500 501 #define CONFIG_SYS_DPAA_FMAN 502 #define CONFIG_SYS_DPAA_PME 503 /* Default address of microcode for the Linux Fman driver */ 504 #if defined(CONFIG_SPIFLASH) 505 /* 506 * env is stored at 0x100000, sector size is 0x10000, ucode is stored after 507 * env, so we got 0x110000. 508 */ 509 #define CONFIG_SYS_QE_FW_IN_SPIFLASH 510 #define CONFIG_SYS_QE_FMAN_FW_ADDR 0x110000 511 #elif defined(CONFIG_SDCARD) 512 /* 513 * PBL SD boot image should stored at 0x1000(8 blocks), the size of the image is 514 * about 545KB (1089 blocks), Env is stored after the image, and the env size is 515 * 0x2000 (16 blocks), 8 + 1089 + 16 = 1113, enlarge it to 1130. 516 */ 517 #define CONFIG_SYS_QE_FMAN_FW_IN_MMC 518 #define CONFIG_SYS_QE_FMAN_FW_ADDR (512 * 1130) 519 #elif defined(CONFIG_NAND) 520 #define CONFIG_SYS_QE_FMAN_FW_IN_NAND 521 #define CONFIG_SYS_QE_FMAN_FW_ADDR (6 * CONFIG_SYS_NAND_BLOCK_SIZE) 522 #elif defined(CONFIG_SRIO_PCIE_BOOT_SLAVE) 523 /* 524 * Slave has no ucode locally, it can fetch this from remote. When implementing 525 * in two corenet boards, slave's ucode could be stored in master's memory 526 * space, the address can be mapped from slave TLB->slave LAW-> 527 * slave SRIO or PCIE outbound window->master inbound window-> 528 * master LAW->the ucode address in master's memory space. 529 */ 530 #define CONFIG_SYS_QE_FMAN_FW_IN_REMOTE 531 #define CONFIG_SYS_QE_FMAN_FW_ADDR 0xFFE00000 532 #else 533 #define CONFIG_SYS_QE_FMAN_FW_IN_NOR 534 #define CONFIG_SYS_QE_FMAN_FW_ADDR 0xEFF40000 535 #endif 536 #define CONFIG_SYS_QE_FMAN_FW_LENGTH 0x10000 537 #define CONFIG_SYS_FDT_PAD (0x3000 + CONFIG_SYS_QE_FMAN_FW_LENGTH) 538 539 #ifdef CONFIG_SYS_DPAA_FMAN 540 #define CONFIG_FMAN_ENET 541 #define CONFIG_PHYLIB_10G 542 #define CONFIG_PHY_VITESSE 543 #define CONFIG_PHY_TERANETICS 544 #endif 545 546 #ifdef CONFIG_PCI 547 #define CONFIG_PCI_INDIRECT_BRIDGE 548 #define CONFIG_PCI_PNP /* do pci plug-and-play */ 549 #define CONFIG_E1000 550 551 #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ 552 #define CONFIG_DOS_PARTITION 553 #endif /* CONFIG_PCI */ 554 555 /* SATA */ 556 #define CONFIG_FSL_SATA_V2 557 558 #ifdef CONFIG_FSL_SATA_V2 559 #define CONFIG_FSL_SATA 560 #define CONFIG_LIBATA 561 562 #define CONFIG_SYS_SATA_MAX_DEVICE 2 563 #define CONFIG_SATA1 564 #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR 565 #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA 566 #define CONFIG_SATA2 567 #define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR 568 #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA 569 570 #define CONFIG_LBA48 571 #define CONFIG_CMD_SATA 572 #define CONFIG_DOS_PARTITION 573 #define CONFIG_CMD_EXT2 574 #endif 575 576 #ifdef CONFIG_FMAN_ENET 577 #define CONFIG_SYS_FM1_DTSEC1_PHY_ADDR 0x2 578 #define CONFIG_SYS_FM1_DTSEC2_PHY_ADDR 0x3 579 #define CONFIG_SYS_FM1_DTSEC3_PHY_ADDR 0x4 580 #define CONFIG_SYS_FM1_DTSEC4_PHY_ADDR 0x1 581 #define CONFIG_SYS_FM1_DTSEC5_PHY_ADDR 0x0 582 583 #define CONFIG_SYS_FM1_DTSEC1_RISER_PHY_ADDR 0x1c 584 #define CONFIG_SYS_FM1_DTSEC2_RISER_PHY_ADDR 0x1d 585 #define CONFIG_SYS_FM1_DTSEC3_RISER_PHY_ADDR 0x1e 586 #define CONFIG_SYS_FM1_DTSEC4_RISER_PHY_ADDR 0x1f 587 588 #define CONFIG_SYS_FM1_10GEC1_PHY_ADDR 0 589 590 #define CONFIG_SYS_TBIPA_VALUE 8 591 #define CONFIG_MII /* MII PHY management */ 592 #define CONFIG_ETHPRIME "FM1@DTSEC1" 593 #define CONFIG_PHY_GIGE /* Include GbE speed/duplex detection */ 594 #endif 595 596 /* 597 * Environment 598 */ 599 #define CONFIG_LOADS_ECHO /* echo on for serial download */ 600 #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */ 601 602 /* 603 * Command line configuration. 604 */ 605 #include <config_cmd_default.h> 606 607 #define CONFIG_CMD_DHCP 608 #define CONFIG_CMD_ELF 609 #define CONFIG_CMD_ERRATA 610 #define CONFIG_CMD_GREPENV 611 #define CONFIG_CMD_IRQ 612 #define CONFIG_CMD_I2C 613 #define CONFIG_CMD_MII 614 #define CONFIG_CMD_PING 615 #define CONFIG_CMD_SETEXPR 616 617 #ifdef CONFIG_PCI 618 #define CONFIG_CMD_PCI 619 #define CONFIG_CMD_NET 620 #endif 621 622 /* 623 * USB 624 */ 625 #define CONFIG_HAS_FSL_DR_USB 626 #define CONFIG_HAS_FSL_MPH_USB 627 628 #if defined(CONFIG_HAS_FSL_DR_USB) || defined(CONFIG_HAS_FSL_MPH_USB) 629 #define CONFIG_CMD_USB 630 #define CONFIG_USB_STORAGE 631 #define CONFIG_USB_EHCI 632 #define CONFIG_USB_EHCI_FSL 633 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET 634 #endif 635 636 #define CONFIG_CMD_EXT2 637 638 #define CONFIG_MMC 639 640 #ifdef CONFIG_MMC 641 #define CONFIG_FSL_ESDHC 642 #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR 643 #define CONFIG_SYS_FSL_ESDHC_BROKEN_TIMEOUT 644 #define CONFIG_CMD_MMC 645 #define CONFIG_GENERIC_MMC 646 #define CONFIG_CMD_EXT2 647 #define CONFIG_CMD_FAT 648 #define CONFIG_DOS_PARTITION 649 #endif 650 651 /* 652 * Miscellaneous configurable options 653 */ 654 #define CONFIG_SYS_LONGHELP /* undef to save memory */ 655 #define CONFIG_CMDLINE_EDITING /* Command-line editing */ 656 #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ 657 #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ 658 #ifdef CONFIG_CMD_KGDB 659 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ 660 #else 661 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ 662 #endif 663 /* Print Buffer Size */ 664 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ 665 sizeof(CONFIG_SYS_PROMPT)+16) 666 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ 667 /* Boot Argument Buffer Size */ 668 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE 669 670 /* 671 * For booting Linux, the board info and command line data 672 * have to be in the first 64 MB of memory, since this is 673 * the maximum mapped by the Linux kernel during initialization. 674 */ 675 #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory for Linux */ 676 #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ 677 678 #ifdef CONFIG_CMD_KGDB 679 #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ 680 #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ 681 #endif 682 683 /* 684 * Environment Configuration 685 */ 686 #define CONFIG_ROOTPATH "/opt/nfsroot" 687 #define CONFIG_BOOTFILE "uImage" 688 #define CONFIG_UBOOTPATH u-boot.bin 689 690 /* default location for tftp and bootm */ 691 #define CONFIG_LOADADDR 1000000 692 693 #define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */ 694 695 #define CONFIG_BAUDRATE 115200 696 697 #define __USB_PHY_TYPE utmi 698 699 #define CONFIG_EXTRA_ENV_SETTINGS \ 700 "hwconfig=fsl_ddr:ctlr_intlv=cacheline," \ 701 "bank_intlv=cs0_cs1\0" \ 702 "netdev=eth0\0" \ 703 "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \ 704 "ubootaddr=" __stringify(CONFIG_SYS_TEXT_BASE) "\0" \ 705 "tftpflash=tftpboot $loadaddr $uboot && " \ 706 "protect off $ubootaddr +$filesize && " \ 707 "erase $ubootaddr +$filesize && " \ 708 "cp.b $loadaddr $ubootaddr $filesize && " \ 709 "protect on $ubootaddr +$filesize && " \ 710 "cmp.b $loadaddr $ubootaddr $filesize\0" \ 711 "consoledev=ttyS0\0" \ 712 "usb_phy_type=" __stringify(__USB_PHY_TYPE) "\0" \ 713 "usb_dr_mode=host\0" \ 714 "ramdiskaddr=2000000\0" \ 715 "ramdiskfile=p2041rdb/ramdisk.uboot\0" \ 716 "fdtaddr=c00000\0" \ 717 "fdtfile=p2041rdb/p2041rdb.dtb\0" \ 718 "bdev=sda3\0" \ 719 "c=ffe\0" 720 721 #define CONFIG_HDBOOT \ 722 "setenv bootargs root=/dev/$bdev rw " \ 723 "console=$consoledev,$baudrate $othbootargs;" \ 724 "tftp $loadaddr $bootfile;" \ 725 "tftp $fdtaddr $fdtfile;" \ 726 "bootm $loadaddr - $fdtaddr" 727 728 #define CONFIG_NFSBOOTCOMMAND \ 729 "setenv bootargs root=/dev/nfs rw " \ 730 "nfsroot=$serverip:$rootpath " \ 731 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ 732 "console=$consoledev,$baudrate $othbootargs;" \ 733 "tftp $loadaddr $bootfile;" \ 734 "tftp $fdtaddr $fdtfile;" \ 735 "bootm $loadaddr - $fdtaddr" 736 737 #define CONFIG_RAMBOOTCOMMAND \ 738 "setenv bootargs root=/dev/ram rw " \ 739 "console=$consoledev,$baudrate $othbootargs;" \ 740 "tftp $ramdiskaddr $ramdiskfile;" \ 741 "tftp $loadaddr $bootfile;" \ 742 "tftp $fdtaddr $fdtfile;" \ 743 "bootm $loadaddr $ramdiskaddr $fdtaddr" 744 745 #define CONFIG_BOOTCOMMAND CONFIG_HDBOOT 746 747 #include <asm/fsl_secure_boot.h> 748 749 #endif /* __CONFIG_H */ 750