1129ba616SKumar Gala /* 27c57f3e8SKumar Gala * Copyright 2007-2008,2010-2011 Freescale Semiconductor, Inc. 3129ba616SKumar Gala * 4129ba616SKumar Gala * See file CREDITS for list of people who contributed to this 5129ba616SKumar Gala * project. 6129ba616SKumar Gala * 7129ba616SKumar Gala * This program is free software; you can redistribute it and/or 8129ba616SKumar Gala * modify it under the terms of the GNU General Public License as 9129ba616SKumar Gala * published by the Free Software Foundation; either version 2 of 10129ba616SKumar Gala * the License, or (at your option) any later version. 11129ba616SKumar Gala * 12129ba616SKumar Gala * This program is distributed in the hope that it will be useful, 13129ba616SKumar Gala * but WITHOUT ANY WARRANTY; without even the implied warranty of 14129ba616SKumar Gala * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 15129ba616SKumar Gala * GNU General Public License for more details. 16129ba616SKumar Gala * 17129ba616SKumar Gala * You should have received a copy of the GNU General Public License 18129ba616SKumar Gala * along with this program; if not, write to the Free Software 19129ba616SKumar Gala * Foundation, Inc., 59 Temple Place, Suite 330, Boston, 20129ba616SKumar Gala * MA 02111-1307 USA 21129ba616SKumar Gala */ 22129ba616SKumar Gala 23129ba616SKumar Gala /* 24129ba616SKumar Gala * mpc8572ds board configuration file 25129ba616SKumar Gala * 26129ba616SKumar Gala */ 27129ba616SKumar Gala #ifndef __CONFIG_H 28129ba616SKumar Gala #define __CONFIG_H 29129ba616SKumar Gala 30509c4c4cSKumar Gala #include "../board/freescale/common/ics307_clk.h" 31509c4c4cSKumar Gala 32d24f2d32SWolfgang Denk #ifdef CONFIG_36BIT 33f9edcc10SKumar Gala #define CONFIG_PHYS_64BIT 34f9edcc10SKumar Gala #endif 35f9edcc10SKumar Gala 36cb14e93bSKumar Gala #ifdef CONFIG_NAND 37cb14e93bSKumar Gala #define CONFIG_NAND_U_BOOT 38cb14e93bSKumar Gala #define CONFIG_RAMBOOT_NAND 39cb14e93bSKumar Gala #ifdef CONFIG_NAND_SPL 40cb14e93bSKumar Gala #define CONFIG_SYS_TEXT_BASE_SPL 0xfff00000 41cb14e93bSKumar Gala #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE_SPL /* start of monitor */ 42cb14e93bSKumar Gala #else 4300203c64SKumar Gala #define CONFIG_SYS_LDSCRIPT $(TOPDIR)/$(CPUDIR)/u-boot-nand.lds 44cb14e93bSKumar Gala #define CONFIG_SYS_TEXT_BASE 0xf8f82000 45cb14e93bSKumar Gala #endif /* CONFIG_NAND_SPL */ 46cb14e93bSKumar Gala #endif 47cb14e93bSKumar Gala 48cb14e93bSKumar Gala #ifndef CONFIG_SYS_TEXT_BASE 49cb14e93bSKumar Gala #define CONFIG_SYS_TEXT_BASE 0xeff80000 50cb14e93bSKumar Gala #endif 51cb14e93bSKumar Gala 527a577fdaSKumar Gala #ifndef CONFIG_RESET_VECTOR_ADDRESS 537a577fdaSKumar Gala #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc 547a577fdaSKumar Gala #endif 557a577fdaSKumar Gala 56cb14e93bSKumar Gala #ifndef CONFIG_SYS_MONITOR_BASE 57cb14e93bSKumar Gala #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ 58cb14e93bSKumar Gala #endif 59cb14e93bSKumar Gala 60129ba616SKumar Gala /* High Level Configuration Options */ 61129ba616SKumar Gala #define CONFIG_BOOKE 1 /* BOOKE */ 62129ba616SKumar Gala #define CONFIG_E500 1 /* BOOKE e500 family */ 63129ba616SKumar Gala #define CONFIG_MPC85xx 1 /* MPC8540/60/55/41/48 */ 64129ba616SKumar Gala #define CONFIG_MPC8572 1 65129ba616SKumar Gala #define CONFIG_MPC8572DS 1 66129ba616SKumar Gala #define CONFIG_MP 1 /* support multiple processors */ 67129ba616SKumar Gala 68c51fc5d5SKumar Gala #define CONFIG_FSL_ELBC 1 /* Has Enhanced localbus controller */ 69129ba616SKumar Gala #define CONFIG_PCI 1 /* Enable PCI/PCIE */ 70129ba616SKumar Gala #define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */ 71129ba616SKumar Gala #define CONFIG_PCIE2 1 /* PCIE controler 2 (slot 2) */ 72129ba616SKumar Gala #define CONFIG_PCIE3 1 /* PCIE controler 3 (ULI bridge) */ 73129ba616SKumar Gala #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */ 74129ba616SKumar Gala #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ 750151cbacSKumar Gala #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ 76129ba616SKumar Gala 77129ba616SKumar Gala #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ 78129ba616SKumar Gala 79129ba616SKumar Gala #define CONFIG_TSEC_ENET /* tsec ethernet support */ 80129ba616SKumar Gala #define CONFIG_ENV_OVERWRITE 81129ba616SKumar Gala 82509c4c4cSKumar Gala #define CONFIG_SYS_CLK_FREQ get_board_sys_clk() /* sysclk for MPC85xx */ 83509c4c4cSKumar Gala #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk() /* ddrclk for MPC85xx */ 844ca06607SHaiying Wang #define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 clock chip ref freq */ 85129ba616SKumar Gala 86129ba616SKumar Gala /* 87129ba616SKumar Gala * These can be toggled for performance analysis, otherwise use default. 88129ba616SKumar Gala */ 89129ba616SKumar Gala #define CONFIG_L2_CACHE /* toggle L2 cache */ 90129ba616SKumar Gala #define CONFIG_BTB /* toggle branch predition */ 91129ba616SKumar Gala 92129ba616SKumar Gala #define CONFIG_ENABLE_36BIT_PHYS 1 93129ba616SKumar Gala 9418af1c5fSKumar Gala #ifdef CONFIG_PHYS_64BIT 9518af1c5fSKumar Gala #define CONFIG_ADDR_MAP 1 9618af1c5fSKumar Gala #define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */ 9718af1c5fSKumar Gala #endif 9818af1c5fSKumar Gala 996d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */ 1006d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_MEMTEST_END 0x7fffffff 101129ba616SKumar Gala #define CONFIG_PANIC_HANG /* do not reset board on panic */ 102129ba616SKumar Gala 103129ba616SKumar Gala /* 104cb14e93bSKumar Gala * Config the L2 Cache as L2 SRAM 105cb14e93bSKumar Gala */ 106cb14e93bSKumar Gala #define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000 107cb14e93bSKumar Gala #ifdef CONFIG_PHYS_64BIT 108cb14e93bSKumar Gala #define CONFIG_SYS_INIT_L2_ADDR_PHYS 0xff8f80000ull 109cb14e93bSKumar Gala #else 110cb14e93bSKumar Gala #define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR 111cb14e93bSKumar Gala #endif 112cb14e93bSKumar Gala #define CONFIG_SYS_L2_SIZE (512 << 10) 113cb14e93bSKumar Gala #define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE) 114cb14e93bSKumar Gala 115e46fedfeSTimur Tabi #define CONFIG_SYS_CCSRBAR 0xffe00000 116e46fedfeSTimur Tabi #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR 117129ba616SKumar Gala 1188d22ddcaSKumar Gala #if defined(CONFIG_NAND_SPL) 119e46fedfeSTimur Tabi #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE 120cb14e93bSKumar Gala #endif 121cb14e93bSKumar Gala 122129ba616SKumar Gala /* DDR Setup */ 123f8523cb0SKumar Gala #define CONFIG_VERY_BIG_RAM 124129ba616SKumar Gala #define CONFIG_FSL_DDR2 125129ba616SKumar Gala #undef CONFIG_FSL_DDR_INTERACTIVE 126129ba616SKumar Gala #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */ 127129ba616SKumar Gala #define CONFIG_DDR_SPD 128129ba616SKumar Gala 129d34897d3SYork Sun #define CONFIG_DDR_ECC 1309b0ad1b1SDave Liu #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER 131129ba616SKumar Gala #define CONFIG_MEM_INIT_VALUE 0xDeadBeef 132129ba616SKumar Gala 1336d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 1346d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE 135129ba616SKumar Gala 136129ba616SKumar Gala #define CONFIG_NUM_DDR_CONTROLLERS 2 137129ba616SKumar Gala #define CONFIG_DIMM_SLOTS_PER_CTLR 1 138129ba616SKumar Gala #define CONFIG_CHIP_SELECTS_PER_CTRL 2 139129ba616SKumar Gala 140129ba616SKumar Gala /* I2C addresses of SPD EEPROMs */ 1416d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_SPD_BUS_NUM 1 /* SPD EEPROMS locate on I2C bus 1 */ 142129ba616SKumar Gala #define SPD_EEPROM_ADDRESS1 0x51 /* CTLR 0 DIMM 0 */ 143129ba616SKumar Gala #define SPD_EEPROM_ADDRESS2 0x52 /* CTLR 1 DIMM 0 */ 144129ba616SKumar Gala 145129ba616SKumar Gala /* These are used when DDR doesn't use SPD. */ 146dc889e86SDave Liu #define CONFIG_SYS_SDRAM_SIZE 512 /* DDR is 512MB */ 1476d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_DDR_CS0_BNDS 0x0000001F 148dc889e86SDave Liu #define CONFIG_SYS_DDR_CS0_CONFIG 0x80010202 /* Enable, no interleaving */ 149dc889e86SDave Liu #define CONFIG_SYS_DDR_TIMING_3 0x00020000 1506d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_DDR_TIMING_0 0x00260802 151dc889e86SDave Liu #define CONFIG_SYS_DDR_TIMING_1 0x626b2634 152dc889e86SDave Liu #define CONFIG_SYS_DDR_TIMING_2 0x062874cf 153dc889e86SDave Liu #define CONFIG_SYS_DDR_MODE_1 0x00440462 1546d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_DDR_MODE_2 0x00000000 155dc889e86SDave Liu #define CONFIG_SYS_DDR_INTERVAL 0x0c300100 1566d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef 157dc889e86SDave Liu #define CONFIG_SYS_DDR_CLK_CTRL 0x00800000 1586d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_DDR_OCD_CTRL 0x00000000 1596d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_DDR_OCD_STATUS 0x00000000 160dc889e86SDave Liu #define CONFIG_SYS_DDR_CONTROL 0xc3000008 /* Type = DDR2 */ 161dc889e86SDave Liu #define CONFIG_SYS_DDR_CONTROL2 0x24400000 162129ba616SKumar Gala 1636d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_DDR_ERR_INT_EN 0x0000000d 1646d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_DDR_ERR_DIS 0x00000000 1656d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_DDR_SBE 0x00010000 166129ba616SKumar Gala 167129ba616SKumar Gala /* 168129ba616SKumar Gala * Make sure required options are set 169129ba616SKumar Gala */ 170129ba616SKumar Gala #ifndef CONFIG_SPD_EEPROM 171129ba616SKumar Gala #error ("CONFIG_SPD_EEPROM is required") 172129ba616SKumar Gala #endif 173129ba616SKumar Gala 174129ba616SKumar Gala #undef CONFIG_CLOCKS_IN_MHZ 175129ba616SKumar Gala 176129ba616SKumar Gala /* 177129ba616SKumar Gala * Memory map 178129ba616SKumar Gala * 179129ba616SKumar Gala * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable 180129ba616SKumar Gala * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable 181129ba616SKumar Gala * 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable 182129ba616SKumar Gala * 0xe100_0000 0xe3ff_ffff PCI IO range 4M non-cacheable 183129ba616SKumar Gala * 184129ba616SKumar Gala * Localbus cacheable (TBD) 185129ba616SKumar Gala * 0xXXXX_XXXX 0xXXXX_XXXX SRAM YZ M Cacheable 186129ba616SKumar Gala * 187129ba616SKumar Gala * Localbus non-cacheable 188129ba616SKumar Gala * 0xe000_0000 0xe80f_ffff Promjet/free 128M non-cacheable 189129ba616SKumar Gala * 0xe800_0000 0xefff_ffff FLASH 128M non-cacheable 190c013b749SHaiying Wang * 0xffa0_0000 0xffaf_ffff NAND 1M non-cacheable 191129ba616SKumar Gala * 0xffdf_0000 0xffdf_7fff PIXIS 32K non-cacheable TLB0 192129ba616SKumar Gala * 0xffd0_0000 0xffd0_3fff L1 for stack 16K Cacheable TLB0 193129ba616SKumar Gala * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable 194129ba616SKumar Gala */ 195129ba616SKumar Gala 196129ba616SKumar Gala /* 197129ba616SKumar Gala * Local Bus Definitions 198129ba616SKumar Gala */ 1996d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_FLASH_BASE 0xe0000000 /* start of FLASH 128M */ 20018af1c5fSKumar Gala #ifdef CONFIG_PHYS_64BIT 20118af1c5fSKumar Gala #define CONFIG_SYS_FLASH_BASE_PHYS 0xfe0000000ull 20218af1c5fSKumar Gala #else 203c953ddfdSKumar Gala #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE 20418af1c5fSKumar Gala #endif 205129ba616SKumar Gala 206cb14e93bSKumar Gala 207cb14e93bSKumar Gala #define CONFIG_FLASH_BR_PRELIM \ 2087ee41107STimur Tabi (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000) | BR_PS_16 | BR_V) 209cb14e93bSKumar Gala #define CONFIG_FLASH_OR_PRELIM 0xf8000ff7 210129ba616SKumar Gala 211c953ddfdSKumar Gala #define CONFIG_SYS_BR1_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V) 2126d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_OR1_PRELIM 0xf8000ff7 213129ba616SKumar Gala 21418af1c5fSKumar Gala #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS} 2156d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_FLASH_QUIET_TEST 216129ba616SKumar Gala #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ 217129ba616SKumar Gala 2186d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ 2196d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ 2206d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #undef CONFIG_SYS_FLASH_CHECKSUM 2216d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ 2226d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ 223129ba616SKumar Gala 224cb14e93bSKumar Gala #if defined(CONFIG_RAMBOOT_NAND) 225cb14e93bSKumar Gala #define CONFIG_SYS_RAMBOOT 226cb14e93bSKumar Gala #define CONFIG_SYS_EXTRA_ENV_RELOC 227cb14e93bSKumar Gala #else 228cb14e93bSKumar Gala #undef CONFIG_SYS_RAMBOOT 229cb14e93bSKumar Gala #endif 230129ba616SKumar Gala 231129ba616SKumar Gala #define CONFIG_FLASH_CFI_DRIVER 2326d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_FLASH_CFI 2336d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_FLASH_EMPTY_INFO 2346d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_FLASH_AMD_CHECK_DQ7 235129ba616SKumar Gala 236129ba616SKumar Gala #define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */ 237129ba616SKumar Gala 238558710b9SKumar Gala #define CONFIG_HWCONFIG /* enable hwconfig */ 239129ba616SKumar Gala #define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */ 240129ba616SKumar Gala #define PIXIS_BASE 0xffdf0000 /* PIXIS registers */ 24118af1c5fSKumar Gala #ifdef CONFIG_PHYS_64BIT 24218af1c5fSKumar Gala #define PIXIS_BASE_PHYS 0xfffdf0000ull 24318af1c5fSKumar Gala #else 24452b565f5SKumar Gala #define PIXIS_BASE_PHYS PIXIS_BASE 24518af1c5fSKumar Gala #endif 246129ba616SKumar Gala 24752b565f5SKumar Gala #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V) 2486d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_OR3_PRELIM 0xffffeff7 /* 32KB but only 4k mapped */ 249129ba616SKumar Gala 250129ba616SKumar Gala #define PIXIS_ID 0x0 /* Board ID at offset 0 */ 251129ba616SKumar Gala #define PIXIS_VER 0x1 /* Board version at offset 1 */ 252129ba616SKumar Gala #define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */ 253129ba616SKumar Gala #define PIXIS_CSR 0x3 /* PIXIS General control/status register */ 254129ba616SKumar Gala #define PIXIS_RST 0x4 /* PIXIS Reset Control register */ 255129ba616SKumar Gala #define PIXIS_PWR 0x5 /* PIXIS Power status register */ 256129ba616SKumar Gala #define PIXIS_AUX 0x6 /* Auxiliary 1 register */ 257129ba616SKumar Gala #define PIXIS_SPD 0x7 /* Register for SYSCLK speed */ 258129ba616SKumar Gala #define PIXIS_AUX2 0x8 /* Auxiliary 2 register */ 259129ba616SKumar Gala #define PIXIS_VCTL 0x10 /* VELA Control Register */ 260129ba616SKumar Gala #define PIXIS_VSTAT 0x11 /* VELA Status Register */ 261129ba616SKumar Gala #define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */ 262129ba616SKumar Gala #define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */ 263129ba616SKumar Gala #define PIXIS_VCORE0 0x14 /* VELA VCORE0 Register */ 264129ba616SKumar Gala #define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */ 2656bb5b412SKumar Gala #define PIXIS_VBOOT_LBMAP 0xc0 /* VBOOT - CFG_LBMAP */ 2666bb5b412SKumar Gala #define PIXIS_VBOOT_LBMAP_NOR0 0x00 /* cfg_lbmap - boot from NOR 0 */ 2676bb5b412SKumar Gala #define PIXIS_VBOOT_LBMAP_PJET 0x01 /* cfg_lbmap - boot from projet */ 2686bb5b412SKumar Gala #define PIXIS_VBOOT_LBMAP_NAND 0x02 /* cfg_lbmap - boot from NAND */ 2696bb5b412SKumar Gala #define PIXIS_VBOOT_LBMAP_NOR1 0x03 /* cfg_lbmap - boot from NOR 1 */ 270129ba616SKumar Gala #define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */ 271129ba616SKumar Gala #define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */ 272129ba616SKumar Gala #define PIXIS_VSPEED2 0x19 /* VELA VSpeed 2 */ 273129ba616SKumar Gala #define PIXIS_VSYSCLK0 0x1C /* VELA SYSCLK0 Register */ 274129ba616SKumar Gala #define PIXIS_VSYSCLK1 0x1D /* VELA SYSCLK1 Register */ 275129ba616SKumar Gala #define PIXIS_VSYSCLK2 0x1E /* VELA SYSCLK2 Register */ 276129ba616SKumar Gala #define PIXIS_VDDRCLK0 0x1F /* VELA DDRCLK0 Register */ 277129ba616SKumar Gala #define PIXIS_VDDRCLK1 0x20 /* VELA DDRCLK1 Register */ 278129ba616SKumar Gala #define PIXIS_VDDRCLK2 0x21 /* VELA DDRCLK2 Register */ 279129ba616SKumar Gala #define PIXIS_VWATCH 0x24 /* Watchdog Register */ 280129ba616SKumar Gala #define PIXIS_LED 0x25 /* LED Register */ 281129ba616SKumar Gala 282cb14e93bSKumar Gala #define PIXIS_SPD_SYSCLK_MASK 0x7 /* SYSCLK option */ 283cb14e93bSKumar Gala 284129ba616SKumar Gala /* old pixis referenced names */ 285129ba616SKumar Gala #define PIXIS_VCLKH 0x19 /* VELA VCLKH register */ 286129ba616SKumar Gala #define PIXIS_VCLKL 0x1A /* VELA VCLKL register */ 2876d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PIXIS_VBOOT_MASK 0xc0 2887e183cadSLiu Yu #define PIXIS_VSPEED2_TSEC1SER 0x8 2897e183cadSLiu Yu #define PIXIS_VSPEED2_TSEC2SER 0x4 2907e183cadSLiu Yu #define PIXIS_VSPEED2_TSEC3SER 0x2 2917e183cadSLiu Yu #define PIXIS_VSPEED2_TSEC4SER 0x1 2927e183cadSLiu Yu #define PIXIS_VCFGEN1_TSEC1SER 0x20 2937e183cadSLiu Yu #define PIXIS_VCFGEN1_TSEC2SER 0x20 2947e183cadSLiu Yu #define PIXIS_VCFGEN1_TSEC3SER 0x20 2957e183cadSLiu Yu #define PIXIS_VCFGEN1_TSEC4SER 0x20 2967e183cadSLiu Yu #define PIXIS_VSPEED2_MASK (PIXIS_VSPEED2_TSEC1SER \ 2977e183cadSLiu Yu | PIXIS_VSPEED2_TSEC2SER \ 2987e183cadSLiu Yu | PIXIS_VSPEED2_TSEC3SER \ 2997e183cadSLiu Yu | PIXIS_VSPEED2_TSEC4SER) 3007e183cadSLiu Yu #define PIXIS_VCFGEN1_MASK (PIXIS_VCFGEN1_TSEC1SER \ 3017e183cadSLiu Yu | PIXIS_VCFGEN1_TSEC2SER \ 3027e183cadSLiu Yu | PIXIS_VCFGEN1_TSEC3SER \ 3037e183cadSLiu Yu | PIXIS_VCFGEN1_TSEC4SER) 304129ba616SKumar Gala 3056d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_INIT_RAM_LOCK 1 3066d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */ 307553f0982SWolfgang Denk #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* Size of used area in RAM */ 308129ba616SKumar Gala 30925ddd1fbSWolfgang Denk #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) 3106d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET 311129ba616SKumar Gala 3126d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ 3136d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */ 314129ba616SKumar Gala 315cb14e93bSKumar Gala #ifndef CONFIG_NAND_SPL 316c013b749SHaiying Wang #define CONFIG_SYS_NAND_BASE 0xffa00000 31718af1c5fSKumar Gala #ifdef CONFIG_PHYS_64BIT 31818af1c5fSKumar Gala #define CONFIG_SYS_NAND_BASE_PHYS 0xfffa00000ull 31918af1c5fSKumar Gala #else 320c013b749SHaiying Wang #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE 32118af1c5fSKumar Gala #endif 322cb14e93bSKumar Gala #else 323cb14e93bSKumar Gala #define CONFIG_SYS_NAND_BASE 0xfff00000 324cb14e93bSKumar Gala #ifdef CONFIG_PHYS_64BIT 325cb14e93bSKumar Gala #define CONFIG_SYS_NAND_BASE_PHYS 0xffff00000ull 326cb14e93bSKumar Gala #else 327cb14e93bSKumar Gala #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE 328cb14e93bSKumar Gala #endif 329cb14e93bSKumar Gala #endif 330cb14e93bSKumar Gala 331c013b749SHaiying Wang #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE,\ 332c013b749SHaiying Wang CONFIG_SYS_NAND_BASE + 0x40000, \ 333c013b749SHaiying Wang CONFIG_SYS_NAND_BASE + 0x80000,\ 334c013b749SHaiying Wang CONFIG_SYS_NAND_BASE + 0xC0000} 335c013b749SHaiying Wang #define CONFIG_SYS_MAX_NAND_DEVICE 4 336c013b749SHaiying Wang #define CONFIG_MTD_NAND_VERIFY_WRITE 337c013b749SHaiying Wang #define CONFIG_CMD_NAND 1 338c013b749SHaiying Wang #define CONFIG_NAND_FSL_ELBC 1 339c013b749SHaiying Wang #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024) 340c013b749SHaiying Wang 341cb14e93bSKumar Gala /* NAND boot: 4K NAND loader config */ 342cb14e93bSKumar Gala #define CONFIG_SYS_NAND_SPL_SIZE 0x1000 343cb14e93bSKumar Gala #define CONFIG_SYS_NAND_U_BOOT_SIZE ((512 << 10) - 0x2000) 344cb14e93bSKumar Gala #define CONFIG_SYS_NAND_U_BOOT_DST (CONFIG_SYS_INIT_L2_ADDR) 345cb14e93bSKumar Gala #define CONFIG_SYS_NAND_U_BOOT_START \ 346cb14e93bSKumar Gala (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_NAND_SPL_SIZE) 347cb14e93bSKumar Gala #define CONFIG_SYS_NAND_U_BOOT_OFFS (0) 348cb14e93bSKumar Gala #define CONFIG_SYS_NAND_U_BOOT_RELOC (CONFIG_SYS_INIT_L2_END - 0x2000) 349cb14e93bSKumar Gala #define CONFIG_SYS_NAND_U_BOOT_RELOC_SP ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF) 350cb14e93bSKumar Gala 351cb14e93bSKumar Gala 352c013b749SHaiying Wang /* NAND flash config */ 353a3055c58SMatthew McClintock #define CONFIG_SYS_NAND_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ 354c013b749SHaiying Wang | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ 355c013b749SHaiying Wang | BR_PS_8 /* Port Size = 8 bit */ \ 356c013b749SHaiying Wang | BR_MS_FCM /* MSEL = FCM */ \ 357c013b749SHaiying Wang | BR_V) /* valid */ 358a3055c58SMatthew McClintock #define CONFIG_SYS_NAND_OR_PRELIM (0xFFFC0000 /* length 256K */ \ 359c013b749SHaiying Wang | OR_FCM_PGS /* Large Page*/ \ 360c013b749SHaiying Wang | OR_FCM_CSCT \ 361c013b749SHaiying Wang | OR_FCM_CST \ 362c013b749SHaiying Wang | OR_FCM_CHT \ 363c013b749SHaiying Wang | OR_FCM_SCY_1 \ 364c013b749SHaiying Wang | OR_FCM_TRLX \ 365c013b749SHaiying Wang | OR_FCM_EHTR) 366c013b749SHaiying Wang 367cb14e93bSKumar Gala #ifdef CONFIG_RAMBOOT_NAND 368a3055c58SMatthew McClintock #define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */ 369a3055c58SMatthew McClintock #define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 370cb14e93bSKumar Gala #define CONFIG_SYS_BR2_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */ 371cb14e93bSKumar Gala #define CONFIG_SYS_OR2_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */ 372cb14e93bSKumar Gala #else 373cb14e93bSKumar Gala #define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */ 374cb14e93bSKumar Gala #define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */ 375a3055c58SMatthew McClintock #define CONFIG_SYS_BR2_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */ 376a3055c58SMatthew McClintock #define CONFIG_SYS_OR2_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 377cb14e93bSKumar Gala #endif 3787ee41107STimur Tabi #define CONFIG_SYS_BR4_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x40000) \ 379c013b749SHaiying Wang | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ 380c013b749SHaiying Wang | BR_PS_8 /* Port Size = 8 bit */ \ 381c013b749SHaiying Wang | BR_MS_FCM /* MSEL = FCM */ \ 382c013b749SHaiying Wang | BR_V) /* valid */ 383a3055c58SMatthew McClintock #define CONFIG_SYS_OR4_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 3847ee41107STimur Tabi #define CONFIG_SYS_BR5_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x80000)\ 385c013b749SHaiying Wang | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ 386c013b749SHaiying Wang | BR_PS_8 /* Port Size = 8 bit */ \ 387c013b749SHaiying Wang | BR_MS_FCM /* MSEL = FCM */ \ 388c013b749SHaiying Wang | BR_V) /* valid */ 389a3055c58SMatthew McClintock #define CONFIG_SYS_OR5_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 390c013b749SHaiying Wang 3917ee41107STimur Tabi #define CONFIG_SYS_BR6_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0xc0000)\ 392c013b749SHaiying Wang | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ 393c013b749SHaiying Wang | BR_PS_8 /* Port Size = 8 bit */ \ 394c013b749SHaiying Wang | BR_MS_FCM /* MSEL = FCM */ \ 395c013b749SHaiying Wang | BR_V) /* valid */ 396a3055c58SMatthew McClintock #define CONFIG_SYS_OR6_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ 397c013b749SHaiying Wang 398c013b749SHaiying Wang 399129ba616SKumar Gala /* Serial Port - controlled on board with jumper J8 400129ba616SKumar Gala * open - index 2 401129ba616SKumar Gala * shorted - index 1 402129ba616SKumar Gala */ 403129ba616SKumar Gala #define CONFIG_CONS_INDEX 1 4046d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_NS16550 4056d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_NS16550_SERIAL 4066d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_NS16550_REG_SIZE 1 4076d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) 408cb14e93bSKumar Gala #ifdef CONFIG_NAND_SPL 409cb14e93bSKumar Gala #define CONFIG_NS16550_MIN_FUNCTIONS 410cb14e93bSKumar Gala #endif 411129ba616SKumar Gala 4126d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_BAUDRATE_TABLE \ 413129ba616SKumar Gala {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} 414129ba616SKumar Gala 4156d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) 4166d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) 417129ba616SKumar Gala 418129ba616SKumar Gala /* Use the HUSH parser */ 4196d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_HUSH_PARSER 420129ba616SKumar Gala 421129ba616SKumar Gala /* 422129ba616SKumar Gala * Pass open firmware flat tree 423129ba616SKumar Gala */ 424129ba616SKumar Gala #define CONFIG_OF_LIBFDT 1 425129ba616SKumar Gala #define CONFIG_OF_BOARD_SETUP 1 426129ba616SKumar Gala #define CONFIG_OF_STDOUT_VIA_ALIAS 1 427129ba616SKumar Gala 428129ba616SKumar Gala /* new uImage format support */ 429129ba616SKumar Gala #define CONFIG_FIT 1 430129ba616SKumar Gala #define CONFIG_FIT_VERBOSE 1 /* enable fit_format_{error,warning}() */ 431129ba616SKumar Gala 432129ba616SKumar Gala /* I2C */ 433129ba616SKumar Gala #define CONFIG_FSL_I2C /* Use FSL common I2C driver */ 434129ba616SKumar Gala #define CONFIG_HARD_I2C /* I2C with hardware support */ 435129ba616SKumar Gala #undef CONFIG_SOFT_I2C /* I2C bit-banged */ 4361f3ba317SHaiying Wang #define CONFIG_I2C_MULTI_BUS 4376d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ 4386d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 4396d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_I2C_SLAVE 0x7F 4406d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_I2C_NOPROBES {{0,0x29}}/* Don't probe these addrs */ 4416d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_I2C_OFFSET 0x3000 4426d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_I2C2_OFFSET 0x3100 443129ba616SKumar Gala 444129ba616SKumar Gala /* 445445a7b38SHaiying Wang * I2C2 EEPROM 446445a7b38SHaiying Wang */ 447445a7b38SHaiying Wang #define CONFIG_ID_EEPROM 448445a7b38SHaiying Wang #ifdef CONFIG_ID_EEPROM 4496d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_I2C_EEPROM_NXID 450445a7b38SHaiying Wang #endif 4516d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 4526d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 4536d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_EEPROM_BUS_NUM 1 454445a7b38SHaiying Wang 455445a7b38SHaiying Wang /* 456129ba616SKumar Gala * General PCI 457129ba616SKumar Gala * Memory space is mapped 1-1, but I/O space must start from 0. 458129ba616SKumar Gala */ 459129ba616SKumar Gala 460129ba616SKumar Gala /* controller 3, direct to uli, tgtid 3, Base address 8000 */ 46118ea5551SKumar Gala #define CONFIG_SYS_PCIE3_NAME "ULI" 4625af0fdd8SKumar Gala #define CONFIG_SYS_PCIE3_MEM_VIRT 0x80000000 46318af1c5fSKumar Gala #ifdef CONFIG_PHYS_64BIT 464156984a3SKumar Gala #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000 46518af1c5fSKumar Gala #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc00000000ull 46618af1c5fSKumar Gala #else 467ad97dce1SKumar Gala #define CONFIG_SYS_PCIE3_MEM_BUS 0x80000000 4685af0fdd8SKumar Gala #define CONFIG_SYS_PCIE3_MEM_PHYS 0x80000000 46918af1c5fSKumar Gala #endif 4706d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */ 471aca5f018SKumar Gala #define CONFIG_SYS_PCIE3_IO_VIRT 0xffc00000 4725f91ef6aSKumar Gala #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000 47318af1c5fSKumar Gala #ifdef CONFIG_PHYS_64BIT 47418af1c5fSKumar Gala #define CONFIG_SYS_PCIE3_IO_PHYS 0xfffc00000ull 47518af1c5fSKumar Gala #else 4766d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PCIE3_IO_PHYS 0xffc00000 47718af1c5fSKumar Gala #endif 4786d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */ 479129ba616SKumar Gala 480129ba616SKumar Gala /* controller 2, Slot 2, tgtid 2, Base address 9000 */ 48118ea5551SKumar Gala #define CONFIG_SYS_PCIE2_NAME "Slot 1" 4825af0fdd8SKumar Gala #define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000 48318af1c5fSKumar Gala #ifdef CONFIG_PHYS_64BIT 484156984a3SKumar Gala #define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000 48518af1c5fSKumar Gala #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull 48618af1c5fSKumar Gala #else 487ad97dce1SKumar Gala #define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000 4885af0fdd8SKumar Gala #define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000 48918af1c5fSKumar Gala #endif 4906d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */ 491aca5f018SKumar Gala #define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000 4925f91ef6aSKumar Gala #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 49318af1c5fSKumar Gala #ifdef CONFIG_PHYS_64BIT 49418af1c5fSKumar Gala #define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc10000ull 49518af1c5fSKumar Gala #else 4966d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000 49718af1c5fSKumar Gala #endif 4986d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ 499129ba616SKumar Gala 500129ba616SKumar Gala /* controller 1, Slot 1, tgtid 1, Base address a000 */ 50118ea5551SKumar Gala #define CONFIG_SYS_PCIE1_NAME "Slot 2" 5025af0fdd8SKumar Gala #define CONFIG_SYS_PCIE1_MEM_VIRT 0xc0000000 50318af1c5fSKumar Gala #ifdef CONFIG_PHYS_64BIT 504156984a3SKumar Gala #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000 50518af1c5fSKumar Gala #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc40000000ull 50618af1c5fSKumar Gala #else 507ad97dce1SKumar Gala #define CONFIG_SYS_PCIE1_MEM_BUS 0xc0000000 5085af0fdd8SKumar Gala #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc0000000 50918af1c5fSKumar Gala #endif 5106d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */ 511aca5f018SKumar Gala #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc20000 5125f91ef6aSKumar Gala #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 51318af1c5fSKumar Gala #ifdef CONFIG_PHYS_64BIT 51418af1c5fSKumar Gala #define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc20000ull 51518af1c5fSKumar Gala #else 5166d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc20000 51718af1c5fSKumar Gala #endif 5186d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */ 519129ba616SKumar Gala 520129ba616SKumar Gala #if defined(CONFIG_PCI) 521129ba616SKumar Gala 522129ba616SKumar Gala /*PCIE video card used*/ 523aca5f018SKumar Gala #define VIDEO_IO_OFFSET CONFIG_SYS_PCIE1_IO_VIRT 524129ba616SKumar Gala 525129ba616SKumar Gala /* video */ 526129ba616SKumar Gala #define CONFIG_VIDEO 527129ba616SKumar Gala 528129ba616SKumar Gala #if defined(CONFIG_VIDEO) 529129ba616SKumar Gala #define CONFIG_BIOSEMU 530129ba616SKumar Gala #define CONFIG_CFB_CONSOLE 531129ba616SKumar Gala #define CONFIG_VIDEO_SW_CURSOR 532129ba616SKumar Gala #define CONFIG_VGA_AS_SINGLE_DEVICE 533129ba616SKumar Gala #define CONFIG_ATI_RADEON_FB 534129ba616SKumar Gala #define CONFIG_VIDEO_LOGO 535129ba616SKumar Gala /*#define CONFIG_CONSOLE_CURSOR*/ 5366d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_ISA_IO_BASE_ADDRESS VIDEO_IO_OFFSET 537129ba616SKumar Gala #endif 538129ba616SKumar Gala 539129ba616SKumar Gala #define CONFIG_PCI_PNP /* do pci plug-and-play */ 540129ba616SKumar Gala 541129ba616SKumar Gala #undef CONFIG_EEPRO100 542129ba616SKumar Gala #undef CONFIG_TULIP 543129ba616SKumar Gala #undef CONFIG_RTL8139 54416855ec1SKumar Gala #define CONFIG_E1000 /* Define e1000 pci Ethernet card */ 545129ba616SKumar Gala 546129ba616SKumar Gala #ifndef CONFIG_PCI_PNP 5475f91ef6aSKumar Gala #define PCI_ENET0_IOADDR CONFIG_SYS_PCIE3_IO_BUS 5485f91ef6aSKumar Gala #define PCI_ENET0_MEMADDR CONFIG_SYS_PCIE3_IO_BUS 549129ba616SKumar Gala #define PCI_IDSEL_NUMBER 0x11 /* IDSEL = AD11 */ 550129ba616SKumar Gala #endif 551129ba616SKumar Gala 552129ba616SKumar Gala #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ 553129ba616SKumar Gala #define CONFIG_DOS_PARTITION 554129ba616SKumar Gala #define CONFIG_SCSI_AHCI 555129ba616SKumar Gala 556129ba616SKumar Gala #ifdef CONFIG_SCSI_AHCI 557129ba616SKumar Gala #define CONFIG_SATA_ULI5288 5586d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_SCSI_MAX_SCSI_ID 4 5596d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_SCSI_MAX_LUN 1 5606d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * CONFIG_SYS_SCSI_MAX_LUN) 5616d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_SCSI_MAXDEVICE CONFIG_SYS_SCSI_MAX_DEVICE 562129ba616SKumar Gala #endif /* SCSI */ 563129ba616SKumar Gala 564129ba616SKumar Gala #endif /* CONFIG_PCI */ 565129ba616SKumar Gala 566129ba616SKumar Gala 567129ba616SKumar Gala #if defined(CONFIG_TSEC_ENET) 568129ba616SKumar Gala 569129ba616SKumar Gala #define CONFIG_MII 1 /* MII PHY management */ 570129ba616SKumar Gala #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */ 571129ba616SKumar Gala #define CONFIG_TSEC1 1 572129ba616SKumar Gala #define CONFIG_TSEC1_NAME "eTSEC1" 573129ba616SKumar Gala #define CONFIG_TSEC2 1 574129ba616SKumar Gala #define CONFIG_TSEC2_NAME "eTSEC2" 575129ba616SKumar Gala #define CONFIG_TSEC3 1 576129ba616SKumar Gala #define CONFIG_TSEC3_NAME "eTSEC3" 577129ba616SKumar Gala #define CONFIG_TSEC4 1 578129ba616SKumar Gala #define CONFIG_TSEC4_NAME "eTSEC4" 579129ba616SKumar Gala 5807e183cadSLiu Yu #define CONFIG_PIXIS_SGMII_CMD 5817e183cadSLiu Yu #define CONFIG_FSL_SGMII_RISER 1 5827e183cadSLiu Yu #define SGMII_RISER_PHY_OFFSET 0x1c 5837e183cadSLiu Yu 5847e183cadSLiu Yu #ifdef CONFIG_FSL_SGMII_RISER 5857e183cadSLiu Yu #define CONFIG_SYS_TBIPA_VALUE 0x10 /* avoid conflict with eTSEC4 paddr */ 5867e183cadSLiu Yu #endif 5877e183cadSLiu Yu 588129ba616SKumar Gala #define TSEC1_PHY_ADDR 0 589129ba616SKumar Gala #define TSEC2_PHY_ADDR 1 590129ba616SKumar Gala #define TSEC3_PHY_ADDR 2 591129ba616SKumar Gala #define TSEC4_PHY_ADDR 3 592129ba616SKumar Gala 593129ba616SKumar Gala #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) 594129ba616SKumar Gala #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) 595129ba616SKumar Gala #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) 596129ba616SKumar Gala #define TSEC4_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) 597129ba616SKumar Gala 598129ba616SKumar Gala #define TSEC1_PHYIDX 0 599129ba616SKumar Gala #define TSEC2_PHYIDX 0 600129ba616SKumar Gala #define TSEC3_PHYIDX 0 601129ba616SKumar Gala #define TSEC4_PHYIDX 0 602129ba616SKumar Gala 603129ba616SKumar Gala #define CONFIG_ETHPRIME "eTSEC1" 604129ba616SKumar Gala 605129ba616SKumar Gala #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */ 606129ba616SKumar Gala #endif /* CONFIG_TSEC_ENET */ 607129ba616SKumar Gala 608129ba616SKumar Gala /* 609129ba616SKumar Gala * Environment 610129ba616SKumar Gala */ 611cb14e93bSKumar Gala 612cb14e93bSKumar Gala #if defined(CONFIG_SYS_RAMBOOT) 613cb14e93bSKumar Gala #if defined(CONFIG_RAMBOOT_NAND) 614cb14e93bSKumar Gala #define CONFIG_ENV_IS_IN_NAND 1 615cb14e93bSKumar Gala #define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE 616cb14e93bSKumar Gala #define CONFIG_ENV_OFFSET ((512 * 1024)\ 617cb14e93bSKumar Gala + CONFIG_SYS_NAND_BLOCK_SIZE) 618cb14e93bSKumar Gala #endif 619cb14e93bSKumar Gala 620cb14e93bSKumar Gala #else 6215a1aceb0SJean-Christophe PLAGNIOL-VILLARD #define CONFIG_ENV_IS_IN_FLASH 1 6226d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #if CONFIG_SYS_MONITOR_BASE > 0xfff80000 6230e8d1586SJean-Christophe PLAGNIOL-VILLARD #define CONFIG_ENV_ADDR 0xfff80000 624129ba616SKumar Gala #else 6256fc110bdSHaiying Wang #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE) 626129ba616SKumar Gala #endif 6270e8d1586SJean-Christophe PLAGNIOL-VILLARD #define CONFIG_ENV_SIZE 0x2000 6280e8d1586SJean-Christophe PLAGNIOL-VILLARD #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */ 629cb14e93bSKumar Gala #endif 630129ba616SKumar Gala 631129ba616SKumar Gala #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ 6326d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ 633129ba616SKumar Gala 634129ba616SKumar Gala /* 635129ba616SKumar Gala * Command line configuration. 636129ba616SKumar Gala */ 637129ba616SKumar Gala #include <config_cmd_default.h> 638129ba616SKumar Gala 63967f94476SYork Sun #define CONFIG_CMD_ERRATA 640129ba616SKumar Gala #define CONFIG_CMD_IRQ 641129ba616SKumar Gala #define CONFIG_CMD_PING 642129ba616SKumar Gala #define CONFIG_CMD_I2C 643129ba616SKumar Gala #define CONFIG_CMD_MII 644129ba616SKumar Gala #define CONFIG_CMD_ELF 6451c9aa76bSKumar Gala #define CONFIG_CMD_SETEXPR 646199e262eSBecky Bruce #define CONFIG_CMD_REGINFO 647129ba616SKumar Gala 648129ba616SKumar Gala #if defined(CONFIG_PCI) 649129ba616SKumar Gala #define CONFIG_CMD_PCI 650129ba616SKumar Gala #define CONFIG_CMD_NET 651129ba616SKumar Gala #define CONFIG_CMD_SCSI 652129ba616SKumar Gala #define CONFIG_CMD_EXT2 653129ba616SKumar Gala #endif 654129ba616SKumar Gala 655863a3eacSZhao Chenhui /* 656863a3eacSZhao Chenhui * USB 657863a3eacSZhao Chenhui */ 658863a3eacSZhao Chenhui #define CONFIG_USB_EHCI 659863a3eacSZhao Chenhui 660863a3eacSZhao Chenhui #ifdef CONFIG_USB_EHCI 661863a3eacSZhao Chenhui #define CONFIG_CMD_USB 662863a3eacSZhao Chenhui #define CONFIG_USB_EHCI_PCI 663863a3eacSZhao Chenhui #define CONFIG_EHCI_HCD_INIT_AFTER_RESET 664863a3eacSZhao Chenhui #define CONFIG_USB_STORAGE 665863a3eacSZhao Chenhui #define CONFIG_PCI_EHCI_DEVICE 0 666863a3eacSZhao Chenhui #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2 667863a3eacSZhao Chenhui #endif 668863a3eacSZhao Chenhui 669129ba616SKumar Gala #undef CONFIG_WATCHDOG /* watchdog disabled */ 670129ba616SKumar Gala 671129ba616SKumar Gala /* 672129ba616SKumar Gala * Miscellaneous configurable options 673129ba616SKumar Gala */ 6746d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_LONGHELP /* undef to save memory */ 675129ba616SKumar Gala #define CONFIG_CMDLINE_EDITING /* Command-line editing */ 6765be58f5fSKim Phillips #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ 6776d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ 6786d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ 679129ba616SKumar Gala #if defined(CONFIG_CMD_KGDB) 6806d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ 681129ba616SKumar Gala #else 6826d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ 683129ba616SKumar Gala #endif 6846d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ 6856d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ 6866d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ 6876d0f6bcfSJean-Christophe PLAGNIOL-VILLARD #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */ 688129ba616SKumar Gala 689129ba616SKumar Gala /* 690129ba616SKumar Gala * For booting Linux, the board info and command line data 691a832ac41SKumar Gala * have to be in the first 64 MB of memory, since this is 692129ba616SKumar Gala * the maximum mapped by the Linux kernel during initialization. 693129ba616SKumar Gala */ 694a832ac41SKumar Gala #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/ 695a832ac41SKumar Gala #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ 696129ba616SKumar Gala 697129ba616SKumar Gala #if defined(CONFIG_CMD_KGDB) 698129ba616SKumar Gala #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ 699129ba616SKumar Gala #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ 700129ba616SKumar Gala #endif 701129ba616SKumar Gala 702129ba616SKumar Gala /* 703129ba616SKumar Gala * Environment Configuration 704129ba616SKumar Gala */ 705129ba616SKumar Gala 706129ba616SKumar Gala /* The mac addresses for all ethernet interface */ 707129ba616SKumar Gala #if defined(CONFIG_TSEC_ENET) 708129ba616SKumar Gala #define CONFIG_HAS_ETH0 709129ba616SKumar Gala #define CONFIG_ETHADDR 00:E0:0C:02:00:FD 710129ba616SKumar Gala #define CONFIG_HAS_ETH1 711129ba616SKumar Gala #define CONFIG_ETH1ADDR 00:E0:0C:02:01:FD 712129ba616SKumar Gala #define CONFIG_HAS_ETH2 713129ba616SKumar Gala #define CONFIG_ETH2ADDR 00:E0:0C:02:02:FD 714129ba616SKumar Gala #define CONFIG_HAS_ETH3 715129ba616SKumar Gala #define CONFIG_ETH3ADDR 00:E0:0C:02:03:FD 716129ba616SKumar Gala #endif 717129ba616SKumar Gala 718129ba616SKumar Gala #define CONFIG_IPADDR 192.168.1.254 719129ba616SKumar Gala 720129ba616SKumar Gala #define CONFIG_HOSTNAME unknown 7218b3637c6SJoe Hershberger #define CONFIG_ROOTPATH "/opt/nfsroot" 722b3f44c21SJoe Hershberger #define CONFIG_BOOTFILE "uImage" 723129ba616SKumar Gala #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */ 724129ba616SKumar Gala 725129ba616SKumar Gala #define CONFIG_SERVERIP 192.168.1.1 726129ba616SKumar Gala #define CONFIG_GATEWAYIP 192.168.1.1 727129ba616SKumar Gala #define CONFIG_NETMASK 255.255.255.0 728129ba616SKumar Gala 729129ba616SKumar Gala /* default location for tftp and bootm */ 730129ba616SKumar Gala #define CONFIG_LOADADDR 1000000 731129ba616SKumar Gala 732129ba616SKumar Gala #define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */ 733129ba616SKumar Gala #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ 734129ba616SKumar Gala 735129ba616SKumar Gala #define CONFIG_BAUDRATE 115200 736129ba616SKumar Gala 737129ba616SKumar Gala #define CONFIG_EXTRA_ENV_SETTINGS \ 7385103d7aaSZhao Chenhui "hwconfig=fsl_ddr:ctlr_intlv=bank,ecc=off\0" \ 739129ba616SKumar Gala "netdev=eth0\0" \ 740*5368c55dSMarek Vasut "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \ 741129ba616SKumar Gala "tftpflash=tftpboot $loadaddr $uboot; " \ 742*5368c55dSMarek Vasut "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \ 743*5368c55dSMarek Vasut " +$filesize; " \ 744*5368c55dSMarek Vasut "erase " __stringify(CONFIG_SYS_TEXT_BASE) \ 745*5368c55dSMarek Vasut " +$filesize; " \ 746*5368c55dSMarek Vasut "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ 747*5368c55dSMarek Vasut " $filesize; " \ 748*5368c55dSMarek Vasut "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \ 749*5368c55dSMarek Vasut " +$filesize; " \ 750*5368c55dSMarek Vasut "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ 751*5368c55dSMarek Vasut " $filesize\0" \ 752129ba616SKumar Gala "consoledev=ttyS0\0" \ 753129ba616SKumar Gala "ramdiskaddr=2000000\0" \ 754129ba616SKumar Gala "ramdiskfile=8572ds/ramdisk.uboot\0" \ 755129ba616SKumar Gala "fdtaddr=c00000\0" \ 756129ba616SKumar Gala "fdtfile=8572ds/mpc8572ds.dtb\0" \ 757129ba616SKumar Gala "bdev=sda3\0" 758129ba616SKumar Gala 759129ba616SKumar Gala #define CONFIG_HDBOOT \ 760129ba616SKumar Gala "setenv bootargs root=/dev/$bdev rw " \ 761129ba616SKumar Gala "console=$consoledev,$baudrate $othbootargs;" \ 762129ba616SKumar Gala "tftp $loadaddr $bootfile;" \ 763129ba616SKumar Gala "tftp $fdtaddr $fdtfile;" \ 764129ba616SKumar Gala "bootm $loadaddr - $fdtaddr" 765129ba616SKumar Gala 766129ba616SKumar Gala #define CONFIG_NFSBOOTCOMMAND \ 767129ba616SKumar Gala "setenv bootargs root=/dev/nfs rw " \ 768129ba616SKumar Gala "nfsroot=$serverip:$rootpath " \ 769129ba616SKumar Gala "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ 770129ba616SKumar Gala "console=$consoledev,$baudrate $othbootargs;" \ 771129ba616SKumar Gala "tftp $loadaddr $bootfile;" \ 772129ba616SKumar Gala "tftp $fdtaddr $fdtfile;" \ 773129ba616SKumar Gala "bootm $loadaddr - $fdtaddr" 774129ba616SKumar Gala 775129ba616SKumar Gala #define CONFIG_RAMBOOTCOMMAND \ 776129ba616SKumar Gala "setenv bootargs root=/dev/ram rw " \ 777129ba616SKumar Gala "console=$consoledev,$baudrate $othbootargs;" \ 778129ba616SKumar Gala "tftp $ramdiskaddr $ramdiskfile;" \ 779129ba616SKumar Gala "tftp $loadaddr $bootfile;" \ 780129ba616SKumar Gala "tftp $fdtaddr $fdtfile;" \ 781129ba616SKumar Gala "bootm $loadaddr $ramdiskaddr $fdtaddr" 782129ba616SKumar Gala 783129ba616SKumar Gala #define CONFIG_BOOTCOMMAND CONFIG_HDBOOT 784129ba616SKumar Gala 785129ba616SKumar Gala #endif /* __CONFIG_H */ 786