1*403e9cbcSPhilipp Tomsich /* 2*403e9cbcSPhilipp Tomsich * (C) Copyright 2017 Theobroma Systems Design und Consulting GmbH 3*403e9cbcSPhilipp Tomsich * 4*403e9cbcSPhilipp Tomsich * SPDX-License-Identifier: GPL-2.0 5*403e9cbcSPhilipp Tomsich */ 6*403e9cbcSPhilipp Tomsich 7*403e9cbcSPhilipp Tomsich #include <common.h> 8*403e9cbcSPhilipp Tomsich #include <clk.h> 9*403e9cbcSPhilipp Tomsich #include <dm.h> 10*403e9cbcSPhilipp Tomsich #include <dt-bindings/memory/rk3368-dmc.h> 11*403e9cbcSPhilipp Tomsich #include <dt-structs.h> 12*403e9cbcSPhilipp Tomsich #include <ram.h> 13*403e9cbcSPhilipp Tomsich #include <regmap.h> 14*403e9cbcSPhilipp Tomsich #include <syscon.h> 15*403e9cbcSPhilipp Tomsich #include <asm/io.h> 16*403e9cbcSPhilipp Tomsich #include <asm/arch/clock.h> 17*403e9cbcSPhilipp Tomsich #include <asm/arch/cru_rk3368.h> 18*403e9cbcSPhilipp Tomsich #include <asm/arch/grf_rk3368.h> 19*403e9cbcSPhilipp Tomsich #include <asm/arch/ddr_rk3368.h> 20*403e9cbcSPhilipp Tomsich #include <asm/arch/sdram.h> 21*403e9cbcSPhilipp Tomsich #include <asm/arch/sdram_common.h> 22*403e9cbcSPhilipp Tomsich 23*403e9cbcSPhilipp Tomsich DECLARE_GLOBAL_DATA_PTR; 24*403e9cbcSPhilipp Tomsich 25*403e9cbcSPhilipp Tomsich struct dram_info { 26*403e9cbcSPhilipp Tomsich struct ram_info info; 27*403e9cbcSPhilipp Tomsich struct clk ddr_clk; 28*403e9cbcSPhilipp Tomsich struct rk3368_cru *cru; 29*403e9cbcSPhilipp Tomsich struct rk3368_grf *grf; 30*403e9cbcSPhilipp Tomsich struct rk3368_ddr_pctl *pctl; 31*403e9cbcSPhilipp Tomsich struct rk3368_ddrphy *phy; 32*403e9cbcSPhilipp Tomsich struct rk3368_pmu_grf *pmugrf; 33*403e9cbcSPhilipp Tomsich struct rk3368_msch *msch; 34*403e9cbcSPhilipp Tomsich }; 35*403e9cbcSPhilipp Tomsich 36*403e9cbcSPhilipp Tomsich struct rk3368_sdram_params { 37*403e9cbcSPhilipp Tomsich #if CONFIG_IS_ENABLED(OF_PLATDATA) 38*403e9cbcSPhilipp Tomsich struct dtd_rockchip_rk3368_dmc of_plat; 39*403e9cbcSPhilipp Tomsich #endif 40*403e9cbcSPhilipp Tomsich struct rk3288_sdram_pctl_timing pctl_timing; 41*403e9cbcSPhilipp Tomsich u32 trefi_mem_ddr3; 42*403e9cbcSPhilipp Tomsich struct rk3288_sdram_channel chan; 43*403e9cbcSPhilipp Tomsich struct regmap *map; 44*403e9cbcSPhilipp Tomsich u32 ddr_freq; 45*403e9cbcSPhilipp Tomsich u32 memory_schedule; 46*403e9cbcSPhilipp Tomsich u32 ddr_speed_bin; 47*403e9cbcSPhilipp Tomsich u32 tfaw_mult; 48*403e9cbcSPhilipp Tomsich }; 49*403e9cbcSPhilipp Tomsich 50*403e9cbcSPhilipp Tomsich /* PTCL bits */ 51*403e9cbcSPhilipp Tomsich enum { 52*403e9cbcSPhilipp Tomsich /* PCTL_DFISTCFG0 */ 53*403e9cbcSPhilipp Tomsich DFI_INIT_START = BIT(0), 54*403e9cbcSPhilipp Tomsich DFI_DATA_BYTE_DISABLE_EN = BIT(2), 55*403e9cbcSPhilipp Tomsich 56*403e9cbcSPhilipp Tomsich /* PCTL_DFISTCFG1 */ 57*403e9cbcSPhilipp Tomsich DFI_DRAM_CLK_SR_EN = BIT(0), 58*403e9cbcSPhilipp Tomsich DFI_DRAM_CLK_DPD_EN = BIT(1), 59*403e9cbcSPhilipp Tomsich ODT_LEN_BL8_W_SHIFT = 16, 60*403e9cbcSPhilipp Tomsich 61*403e9cbcSPhilipp Tomsich /* PCTL_DFISTCFG2 */ 62*403e9cbcSPhilipp Tomsich DFI_PARITY_INTR_EN = BIT(0), 63*403e9cbcSPhilipp Tomsich DFI_PARITY_EN = BIT(1), 64*403e9cbcSPhilipp Tomsich 65*403e9cbcSPhilipp Tomsich /* PCTL_DFILPCFG0 */ 66*403e9cbcSPhilipp Tomsich TLP_RESP_TIME_SHIFT = 16, 67*403e9cbcSPhilipp Tomsich LP_SR_EN = BIT(8), 68*403e9cbcSPhilipp Tomsich LP_PD_EN = BIT(0), 69*403e9cbcSPhilipp Tomsich 70*403e9cbcSPhilipp Tomsich /* PCTL_DFIODTCFG */ 71*403e9cbcSPhilipp Tomsich RANK0_ODT_WRITE_SEL = BIT(3), 72*403e9cbcSPhilipp Tomsich RANK1_ODT_WRITE_SEL = BIT(11), 73*403e9cbcSPhilipp Tomsich 74*403e9cbcSPhilipp Tomsich /* PCTL_SCFG */ 75*403e9cbcSPhilipp Tomsich HW_LOW_POWER_EN = BIT(0), 76*403e9cbcSPhilipp Tomsich 77*403e9cbcSPhilipp Tomsich /* PCTL_MCMD */ 78*403e9cbcSPhilipp Tomsich START_CMD = BIT(31), 79*403e9cbcSPhilipp Tomsich MCMD_RANK0 = BIT(20), 80*403e9cbcSPhilipp Tomsich MCMD_RANK1 = BIT(21), 81*403e9cbcSPhilipp Tomsich DESELECT_CMD = 0, 82*403e9cbcSPhilipp Tomsich PREA_CMD, 83*403e9cbcSPhilipp Tomsich REF_CMD, 84*403e9cbcSPhilipp Tomsich MRS_CMD, 85*403e9cbcSPhilipp Tomsich ZQCS_CMD, 86*403e9cbcSPhilipp Tomsich ZQCL_CMD, 87*403e9cbcSPhilipp Tomsich RSTL_CMD, 88*403e9cbcSPhilipp Tomsich MRR_CMD = 8, 89*403e9cbcSPhilipp Tomsich DPDE_CMD, 90*403e9cbcSPhilipp Tomsich 91*403e9cbcSPhilipp Tomsich /* PCTL_POWCTL */ 92*403e9cbcSPhilipp Tomsich POWER_UP_START = BIT(0), 93*403e9cbcSPhilipp Tomsich 94*403e9cbcSPhilipp Tomsich /* PCTL_POWSTAT */ 95*403e9cbcSPhilipp Tomsich POWER_UP_DONE = BIT(0), 96*403e9cbcSPhilipp Tomsich 97*403e9cbcSPhilipp Tomsich /* PCTL_SCTL */ 98*403e9cbcSPhilipp Tomsich INIT_STATE = 0, 99*403e9cbcSPhilipp Tomsich CFG_STATE, 100*403e9cbcSPhilipp Tomsich GO_STATE, 101*403e9cbcSPhilipp Tomsich SLEEP_STATE, 102*403e9cbcSPhilipp Tomsich WAKEUP_STATE, 103*403e9cbcSPhilipp Tomsich 104*403e9cbcSPhilipp Tomsich /* PCTL_STAT */ 105*403e9cbcSPhilipp Tomsich LP_TRIG_SHIFT = 4, 106*403e9cbcSPhilipp Tomsich LP_TRIG_MASK = 7, 107*403e9cbcSPhilipp Tomsich PCTL_STAT_MSK = 7, 108*403e9cbcSPhilipp Tomsich INIT_MEM = 0, 109*403e9cbcSPhilipp Tomsich CONFIG, 110*403e9cbcSPhilipp Tomsich CONFIG_REQ, 111*403e9cbcSPhilipp Tomsich ACCESS, 112*403e9cbcSPhilipp Tomsich ACCESS_REQ, 113*403e9cbcSPhilipp Tomsich LOW_POWER, 114*403e9cbcSPhilipp Tomsich LOW_POWER_ENTRY_REQ, 115*403e9cbcSPhilipp Tomsich LOW_POWER_EXIT_REQ, 116*403e9cbcSPhilipp Tomsich 117*403e9cbcSPhilipp Tomsich /* PCTL_MCFG */ 118*403e9cbcSPhilipp Tomsich DDR2_DDR3_BL_8 = BIT(0), 119*403e9cbcSPhilipp Tomsich DDR3_EN = BIT(5), 120*403e9cbcSPhilipp Tomsich TFAW_TRRD_MULT4 = (0 << 18), 121*403e9cbcSPhilipp Tomsich TFAW_TRRD_MULT5 = (1 << 18), 122*403e9cbcSPhilipp Tomsich TFAW_TRRD_MULT6 = (2 << 18), 123*403e9cbcSPhilipp Tomsich }; 124*403e9cbcSPhilipp Tomsich 125*403e9cbcSPhilipp Tomsich #define DDR3_MR0_WR(n) \ 126*403e9cbcSPhilipp Tomsich ((n <= 8) ? ((n - 4) << 9) : (((n >> 1) & 0x7) << 9)) 127*403e9cbcSPhilipp Tomsich #define DDR3_MR0_CL(n) \ 128*403e9cbcSPhilipp Tomsich ((((n - 4) & 0x7) << 4) | (((n - 4) & 0x8) >> 2)) 129*403e9cbcSPhilipp Tomsich #define DDR3_MR0_BL8 \ 130*403e9cbcSPhilipp Tomsich (0 << 0) 131*403e9cbcSPhilipp Tomsich #define DDR3_MR0_DLL_RESET \ 132*403e9cbcSPhilipp Tomsich (1 << 8) 133*403e9cbcSPhilipp Tomsich #define DDR3_MR1_RTT120OHM \ 134*403e9cbcSPhilipp Tomsich ((0 << 9) | (1 << 6) | (0 << 2)) 135*403e9cbcSPhilipp Tomsich #define DDR3_MR2_TWL(n) \ 136*403e9cbcSPhilipp Tomsich (((n - 5) & 0x7) << 3) 137*403e9cbcSPhilipp Tomsich 138*403e9cbcSPhilipp Tomsich 139*403e9cbcSPhilipp Tomsich #ifdef CONFIG_TPL_BUILD 140*403e9cbcSPhilipp Tomsich 141*403e9cbcSPhilipp Tomsich static void ddr_set_noc_spr_err_stall(struct rk3368_grf *grf, bool enable) 142*403e9cbcSPhilipp Tomsich { 143*403e9cbcSPhilipp Tomsich if (enable) 144*403e9cbcSPhilipp Tomsich rk_setreg(&grf->ddrc0_con0, NOC_RSP_ERR_STALL); 145*403e9cbcSPhilipp Tomsich else 146*403e9cbcSPhilipp Tomsich rk_clrreg(&grf->ddrc0_con0, NOC_RSP_ERR_STALL); 147*403e9cbcSPhilipp Tomsich } 148*403e9cbcSPhilipp Tomsich 149*403e9cbcSPhilipp Tomsich static void ddr_set_ddr3_mode(struct rk3368_grf *grf, bool ddr3_mode) 150*403e9cbcSPhilipp Tomsich { 151*403e9cbcSPhilipp Tomsich if (ddr3_mode) 152*403e9cbcSPhilipp Tomsich rk_setreg(&grf->ddrc0_con0, MSCH0_MAINDDR3_DDR3); 153*403e9cbcSPhilipp Tomsich else 154*403e9cbcSPhilipp Tomsich rk_clrreg(&grf->ddrc0_con0, MSCH0_MAINDDR3_DDR3); 155*403e9cbcSPhilipp Tomsich } 156*403e9cbcSPhilipp Tomsich 157*403e9cbcSPhilipp Tomsich static void ddrphy_config(struct rk3368_ddrphy *phy, 158*403e9cbcSPhilipp Tomsich u32 tcl, u32 tal, u32 tcwl) 159*403e9cbcSPhilipp Tomsich { 160*403e9cbcSPhilipp Tomsich int i; 161*403e9cbcSPhilipp Tomsich 162*403e9cbcSPhilipp Tomsich /* Set to DDR3 mode */ 163*403e9cbcSPhilipp Tomsich clrsetbits_le32(&phy->reg[1], 0x3, 0x0); 164*403e9cbcSPhilipp Tomsich 165*403e9cbcSPhilipp Tomsich /* DDRPHY_REGB: CL, AL */ 166*403e9cbcSPhilipp Tomsich clrsetbits_le32(&phy->reg[0xb], 0xff, tcl << 4 | tal); 167*403e9cbcSPhilipp Tomsich /* DDRPHY_REGC: CWL */ 168*403e9cbcSPhilipp Tomsich clrsetbits_le32(&phy->reg[0xc], 0x0f, tcwl); 169*403e9cbcSPhilipp Tomsich 170*403e9cbcSPhilipp Tomsich /* Update drive-strength */ 171*403e9cbcSPhilipp Tomsich writel(0xcc, &phy->reg[0x11]); 172*403e9cbcSPhilipp Tomsich writel(0xaa, &phy->reg[0x16]); 173*403e9cbcSPhilipp Tomsich /* 174*403e9cbcSPhilipp Tomsich * Update NRCOMP/PRCOMP for all 4 channels (for details of all 175*403e9cbcSPhilipp Tomsich * affected registers refer to the documentation of DDRPHY_REG20 176*403e9cbcSPhilipp Tomsich * and DDRPHY_REG21 in the RK3368 TRM. 177*403e9cbcSPhilipp Tomsich */ 178*403e9cbcSPhilipp Tomsich for (i = 0; i < 4; ++i) { 179*403e9cbcSPhilipp Tomsich writel(0xcc, &phy->reg[0x20 + i * 0x10]); 180*403e9cbcSPhilipp Tomsich writel(0x44, &phy->reg[0x21 + i * 0x10]); 181*403e9cbcSPhilipp Tomsich } 182*403e9cbcSPhilipp Tomsich 183*403e9cbcSPhilipp Tomsich /* Enable write-leveling calibration bypass */ 184*403e9cbcSPhilipp Tomsich setbits_le32(&phy->reg[2], BIT(3)); 185*403e9cbcSPhilipp Tomsich } 186*403e9cbcSPhilipp Tomsich 187*403e9cbcSPhilipp Tomsich static void copy_to_reg(u32 *dest, const u32 *src, u32 n) 188*403e9cbcSPhilipp Tomsich { 189*403e9cbcSPhilipp Tomsich int i; 190*403e9cbcSPhilipp Tomsich 191*403e9cbcSPhilipp Tomsich for (i = 0; i < n / sizeof(u32); i++) 192*403e9cbcSPhilipp Tomsich writel(*src++, dest++); 193*403e9cbcSPhilipp Tomsich } 194*403e9cbcSPhilipp Tomsich 195*403e9cbcSPhilipp Tomsich static void send_command(struct rk3368_ddr_pctl *pctl, u32 rank, u32 cmd) 196*403e9cbcSPhilipp Tomsich { 197*403e9cbcSPhilipp Tomsich u32 mcmd = START_CMD | cmd | rank; 198*403e9cbcSPhilipp Tomsich 199*403e9cbcSPhilipp Tomsich debug("%s: writing %x to MCMD\n", __func__, mcmd); 200*403e9cbcSPhilipp Tomsich writel(mcmd, &pctl->mcmd); 201*403e9cbcSPhilipp Tomsich while (readl(&pctl->mcmd) & START_CMD) 202*403e9cbcSPhilipp Tomsich /* spin */; 203*403e9cbcSPhilipp Tomsich } 204*403e9cbcSPhilipp Tomsich 205*403e9cbcSPhilipp Tomsich static void send_mrs(struct rk3368_ddr_pctl *pctl, 206*403e9cbcSPhilipp Tomsich u32 rank, u32 mr_num, u32 mr_data) 207*403e9cbcSPhilipp Tomsich { 208*403e9cbcSPhilipp Tomsich u32 mcmd = START_CMD | MRS_CMD | rank | (mr_num << 17) | (mr_data << 4); 209*403e9cbcSPhilipp Tomsich 210*403e9cbcSPhilipp Tomsich debug("%s: writing %x to MCMD\n", __func__, mcmd); 211*403e9cbcSPhilipp Tomsich writel(mcmd, &pctl->mcmd); 212*403e9cbcSPhilipp Tomsich while (readl(&pctl->mcmd) & START_CMD) 213*403e9cbcSPhilipp Tomsich /* spin */; 214*403e9cbcSPhilipp Tomsich } 215*403e9cbcSPhilipp Tomsich 216*403e9cbcSPhilipp Tomsich static int memory_init(struct rk3368_ddr_pctl *pctl, 217*403e9cbcSPhilipp Tomsich struct rk3368_sdram_params *params) 218*403e9cbcSPhilipp Tomsich { 219*403e9cbcSPhilipp Tomsich u32 mr[4]; 220*403e9cbcSPhilipp Tomsich const ulong timeout_ms = 500; 221*403e9cbcSPhilipp Tomsich ulong tmp; 222*403e9cbcSPhilipp Tomsich 223*403e9cbcSPhilipp Tomsich /* 224*403e9cbcSPhilipp Tomsich * Power up DRAM by DDR_PCTL_POWCTL[0] register of PCTL and 225*403e9cbcSPhilipp Tomsich * wait power up DRAM finish with DDR_PCTL_POWSTAT[0] register 226*403e9cbcSPhilipp Tomsich * of PCTL. 227*403e9cbcSPhilipp Tomsich */ 228*403e9cbcSPhilipp Tomsich writel(POWER_UP_START, &pctl->powctl); 229*403e9cbcSPhilipp Tomsich 230*403e9cbcSPhilipp Tomsich tmp = get_timer(0); 231*403e9cbcSPhilipp Tomsich do { 232*403e9cbcSPhilipp Tomsich if (get_timer(tmp) > timeout_ms) { 233*403e9cbcSPhilipp Tomsich error("%s: POWER_UP_START did not complete in %ld ms\n", 234*403e9cbcSPhilipp Tomsich __func__, timeout_ms); 235*403e9cbcSPhilipp Tomsich return -ETIME; 236*403e9cbcSPhilipp Tomsich } 237*403e9cbcSPhilipp Tomsich } while (!(readl(&pctl->powstat) & POWER_UP_DONE)); 238*403e9cbcSPhilipp Tomsich 239*403e9cbcSPhilipp Tomsich /* Configure MR0 through MR3 */ 240*403e9cbcSPhilipp Tomsich mr[0] = DDR3_MR0_WR(params->pctl_timing.twr) | 241*403e9cbcSPhilipp Tomsich DDR3_MR0_CL(params->pctl_timing.tcl) | 242*403e9cbcSPhilipp Tomsich DDR3_MR0_DLL_RESET; 243*403e9cbcSPhilipp Tomsich mr[1] = DDR3_MR1_RTT120OHM; 244*403e9cbcSPhilipp Tomsich mr[2] = DDR3_MR2_TWL(params->pctl_timing.tcwl); 245*403e9cbcSPhilipp Tomsich mr[3] = 0; 246*403e9cbcSPhilipp Tomsich 247*403e9cbcSPhilipp Tomsich /* 248*403e9cbcSPhilipp Tomsich * Also see RK3368 Technical Reference Manual: 249*403e9cbcSPhilipp Tomsich * "16.6.2 Initialization (DDR3 Initialization Sequence)" 250*403e9cbcSPhilipp Tomsich */ 251*403e9cbcSPhilipp Tomsich send_command(pctl, MCMD_RANK0 | MCMD_RANK1, DESELECT_CMD); 252*403e9cbcSPhilipp Tomsich udelay(1); 253*403e9cbcSPhilipp Tomsich send_command(pctl, MCMD_RANK0 | MCMD_RANK1, PREA_CMD); 254*403e9cbcSPhilipp Tomsich send_mrs(pctl, MCMD_RANK0 | MCMD_RANK1, 2, mr[2]); 255*403e9cbcSPhilipp Tomsich send_mrs(pctl, MCMD_RANK0 | MCMD_RANK1, 3, mr[3]); 256*403e9cbcSPhilipp Tomsich send_mrs(pctl, MCMD_RANK0 | MCMD_RANK1, 1, mr[1]); 257*403e9cbcSPhilipp Tomsich send_mrs(pctl, MCMD_RANK0 | MCMD_RANK1, 0, mr[0]); 258*403e9cbcSPhilipp Tomsich send_command(pctl, MCMD_RANK0 | MCMD_RANK1, ZQCL_CMD); 259*403e9cbcSPhilipp Tomsich 260*403e9cbcSPhilipp Tomsich return 0; 261*403e9cbcSPhilipp Tomsich } 262*403e9cbcSPhilipp Tomsich 263*403e9cbcSPhilipp Tomsich static void move_to_config_state(struct rk3368_ddr_pctl *pctl) 264*403e9cbcSPhilipp Tomsich { 265*403e9cbcSPhilipp Tomsich /* 266*403e9cbcSPhilipp Tomsich * Also see RK3368 Technical Reference Manual: 267*403e9cbcSPhilipp Tomsich * "16.6.1 State transition of PCTL (Moving to Config State)" 268*403e9cbcSPhilipp Tomsich */ 269*403e9cbcSPhilipp Tomsich u32 state = readl(&pctl->stat) & PCTL_STAT_MSK; 270*403e9cbcSPhilipp Tomsich 271*403e9cbcSPhilipp Tomsich switch (state) { 272*403e9cbcSPhilipp Tomsich case LOW_POWER: 273*403e9cbcSPhilipp Tomsich writel(WAKEUP_STATE, &pctl->sctl); 274*403e9cbcSPhilipp Tomsich while ((readl(&pctl->stat) & PCTL_STAT_MSK) != ACCESS) 275*403e9cbcSPhilipp Tomsich /* spin */; 276*403e9cbcSPhilipp Tomsich 277*403e9cbcSPhilipp Tomsich /* fall-through */ 278*403e9cbcSPhilipp Tomsich case ACCESS: 279*403e9cbcSPhilipp Tomsich case INIT_MEM: 280*403e9cbcSPhilipp Tomsich writel(CFG_STATE, &pctl->sctl); 281*403e9cbcSPhilipp Tomsich while ((readl(&pctl->stat) & PCTL_STAT_MSK) != CONFIG) 282*403e9cbcSPhilipp Tomsich /* spin */; 283*403e9cbcSPhilipp Tomsich break; 284*403e9cbcSPhilipp Tomsich 285*403e9cbcSPhilipp Tomsich case CONFIG: 286*403e9cbcSPhilipp Tomsich return; 287*403e9cbcSPhilipp Tomsich 288*403e9cbcSPhilipp Tomsich default: 289*403e9cbcSPhilipp Tomsich break; 290*403e9cbcSPhilipp Tomsich } 291*403e9cbcSPhilipp Tomsich } 292*403e9cbcSPhilipp Tomsich 293*403e9cbcSPhilipp Tomsich static void move_to_access_state(struct rk3368_ddr_pctl *pctl) 294*403e9cbcSPhilipp Tomsich { 295*403e9cbcSPhilipp Tomsich /* 296*403e9cbcSPhilipp Tomsich * Also see RK3368 Technical Reference Manual: 297*403e9cbcSPhilipp Tomsich * "16.6.1 State transition of PCTL (Moving to Access State)" 298*403e9cbcSPhilipp Tomsich */ 299*403e9cbcSPhilipp Tomsich u32 state = readl(&pctl->stat) & PCTL_STAT_MSK; 300*403e9cbcSPhilipp Tomsich 301*403e9cbcSPhilipp Tomsich switch (state) { 302*403e9cbcSPhilipp Tomsich case LOW_POWER: 303*403e9cbcSPhilipp Tomsich if (((readl(&pctl->stat) >> LP_TRIG_SHIFT) & 304*403e9cbcSPhilipp Tomsich LP_TRIG_MASK) == 1) 305*403e9cbcSPhilipp Tomsich return; 306*403e9cbcSPhilipp Tomsich 307*403e9cbcSPhilipp Tomsich writel(WAKEUP_STATE, &pctl->sctl); 308*403e9cbcSPhilipp Tomsich while ((readl(&pctl->stat) & PCTL_STAT_MSK) != ACCESS) 309*403e9cbcSPhilipp Tomsich /* spin */; 310*403e9cbcSPhilipp Tomsich 311*403e9cbcSPhilipp Tomsich /* fall-through */ 312*403e9cbcSPhilipp Tomsich case INIT_MEM: 313*403e9cbcSPhilipp Tomsich writel(CFG_STATE, &pctl->sctl); 314*403e9cbcSPhilipp Tomsich while ((readl(&pctl->stat) & PCTL_STAT_MSK) != CONFIG) 315*403e9cbcSPhilipp Tomsich /* spin */; 316*403e9cbcSPhilipp Tomsich 317*403e9cbcSPhilipp Tomsich /* fall-through */ 318*403e9cbcSPhilipp Tomsich case CONFIG: 319*403e9cbcSPhilipp Tomsich writel(GO_STATE, &pctl->sctl); 320*403e9cbcSPhilipp Tomsich while ((readl(&pctl->stat) & PCTL_STAT_MSK) == CONFIG) 321*403e9cbcSPhilipp Tomsich /* spin */; 322*403e9cbcSPhilipp Tomsich break; 323*403e9cbcSPhilipp Tomsich 324*403e9cbcSPhilipp Tomsich case ACCESS: 325*403e9cbcSPhilipp Tomsich return; 326*403e9cbcSPhilipp Tomsich 327*403e9cbcSPhilipp Tomsich default: 328*403e9cbcSPhilipp Tomsich break; 329*403e9cbcSPhilipp Tomsich } 330*403e9cbcSPhilipp Tomsich } 331*403e9cbcSPhilipp Tomsich 332*403e9cbcSPhilipp Tomsich static void ddrctl_reset(struct rk3368_cru *cru) 333*403e9cbcSPhilipp Tomsich { 334*403e9cbcSPhilipp Tomsich const u32 ctl_reset = BIT(3) | BIT(2); 335*403e9cbcSPhilipp Tomsich const u32 phy_reset = BIT(1) | BIT(0); 336*403e9cbcSPhilipp Tomsich 337*403e9cbcSPhilipp Tomsich /* 338*403e9cbcSPhilipp Tomsich * The PHY reset should be released before the PCTL reset. 339*403e9cbcSPhilipp Tomsich * 340*403e9cbcSPhilipp Tomsich * Note that the following sequence (including the number of 341*403e9cbcSPhilipp Tomsich * us to delay between releasing the PHY and PCTL reset) has 342*403e9cbcSPhilipp Tomsich * been adapted per feedback received from Rockchips, so do 343*403e9cbcSPhilipp Tomsich * not try to optimise. 344*403e9cbcSPhilipp Tomsich */ 345*403e9cbcSPhilipp Tomsich rk_setreg(&cru->softrst_con[10], ctl_reset | phy_reset); 346*403e9cbcSPhilipp Tomsich udelay(1); 347*403e9cbcSPhilipp Tomsich rk_clrreg(&cru->softrst_con[10], phy_reset); 348*403e9cbcSPhilipp Tomsich udelay(5); 349*403e9cbcSPhilipp Tomsich rk_clrreg(&cru->softrst_con[10], ctl_reset); 350*403e9cbcSPhilipp Tomsich } 351*403e9cbcSPhilipp Tomsich 352*403e9cbcSPhilipp Tomsich static void ddrphy_reset(struct rk3368_ddrphy *ddrphy) 353*403e9cbcSPhilipp Tomsich { 354*403e9cbcSPhilipp Tomsich /* 355*403e9cbcSPhilipp Tomsich * The analog part of the PHY should be release at least 1000 356*403e9cbcSPhilipp Tomsich * DRAM cycles before the digital part of the PHY (waiting for 357*403e9cbcSPhilipp Tomsich * 5us will ensure this for a DRAM clock as low as 200MHz). 358*403e9cbcSPhilipp Tomsich */ 359*403e9cbcSPhilipp Tomsich clrbits_le32(&ddrphy->reg[0], BIT(3) | BIT(2)); 360*403e9cbcSPhilipp Tomsich udelay(1); 361*403e9cbcSPhilipp Tomsich setbits_le32(&ddrphy->reg[0], BIT(2)); 362*403e9cbcSPhilipp Tomsich udelay(5); 363*403e9cbcSPhilipp Tomsich setbits_le32(&ddrphy->reg[0], BIT(3)); 364*403e9cbcSPhilipp Tomsich } 365*403e9cbcSPhilipp Tomsich 366*403e9cbcSPhilipp Tomsich static void ddrphy_config_delays(struct rk3368_ddrphy *ddrphy, u32 freq) 367*403e9cbcSPhilipp Tomsich { 368*403e9cbcSPhilipp Tomsich u32 dqs_dll_delay; 369*403e9cbcSPhilipp Tomsich 370*403e9cbcSPhilipp Tomsich setbits_le32(&ddrphy->reg[0x13], BIT(4)); 371*403e9cbcSPhilipp Tomsich clrbits_le32(&ddrphy->reg[0x14], BIT(3)); 372*403e9cbcSPhilipp Tomsich 373*403e9cbcSPhilipp Tomsich setbits_le32(&ddrphy->reg[0x26], BIT(4)); 374*403e9cbcSPhilipp Tomsich clrbits_le32(&ddrphy->reg[0x27], BIT(3)); 375*403e9cbcSPhilipp Tomsich 376*403e9cbcSPhilipp Tomsich setbits_le32(&ddrphy->reg[0x36], BIT(4)); 377*403e9cbcSPhilipp Tomsich clrbits_le32(&ddrphy->reg[0x37], BIT(3)); 378*403e9cbcSPhilipp Tomsich 379*403e9cbcSPhilipp Tomsich setbits_le32(&ddrphy->reg[0x46], BIT(4)); 380*403e9cbcSPhilipp Tomsich clrbits_le32(&ddrphy->reg[0x47], BIT(3)); 381*403e9cbcSPhilipp Tomsich 382*403e9cbcSPhilipp Tomsich setbits_le32(&ddrphy->reg[0x56], BIT(4)); 383*403e9cbcSPhilipp Tomsich clrbits_le32(&ddrphy->reg[0x57], BIT(3)); 384*403e9cbcSPhilipp Tomsich 385*403e9cbcSPhilipp Tomsich if (freq <= 400000000) 386*403e9cbcSPhilipp Tomsich setbits_le32(&ddrphy->reg[0xa4], 0x1f); 387*403e9cbcSPhilipp Tomsich else 388*403e9cbcSPhilipp Tomsich clrbits_le32(&ddrphy->reg[0xa4], 0x1f); 389*403e9cbcSPhilipp Tomsich 390*403e9cbcSPhilipp Tomsich if (freq < 681000000) 391*403e9cbcSPhilipp Tomsich dqs_dll_delay = 3; /* 67.5 degree delay */ 392*403e9cbcSPhilipp Tomsich else 393*403e9cbcSPhilipp Tomsich dqs_dll_delay = 2; /* 45 degree delay */ 394*403e9cbcSPhilipp Tomsich 395*403e9cbcSPhilipp Tomsich writel(dqs_dll_delay, &ddrphy->reg[0x28]); 396*403e9cbcSPhilipp Tomsich writel(dqs_dll_delay, &ddrphy->reg[0x38]); 397*403e9cbcSPhilipp Tomsich writel(dqs_dll_delay, &ddrphy->reg[0x48]); 398*403e9cbcSPhilipp Tomsich writel(dqs_dll_delay, &ddrphy->reg[0x58]); 399*403e9cbcSPhilipp Tomsich } 400*403e9cbcSPhilipp Tomsich 401*403e9cbcSPhilipp Tomsich static int dfi_cfg(struct rk3368_ddr_pctl *pctl) 402*403e9cbcSPhilipp Tomsich { 403*403e9cbcSPhilipp Tomsich const ulong timeout_ms = 200; 404*403e9cbcSPhilipp Tomsich ulong tmp; 405*403e9cbcSPhilipp Tomsich 406*403e9cbcSPhilipp Tomsich writel(DFI_DATA_BYTE_DISABLE_EN, &pctl->dfistcfg0); 407*403e9cbcSPhilipp Tomsich 408*403e9cbcSPhilipp Tomsich writel(DFI_DRAM_CLK_SR_EN | DFI_DRAM_CLK_DPD_EN, 409*403e9cbcSPhilipp Tomsich &pctl->dfistcfg1); 410*403e9cbcSPhilipp Tomsich writel(DFI_PARITY_INTR_EN | DFI_PARITY_EN, &pctl->dfistcfg2); 411*403e9cbcSPhilipp Tomsich writel(7 << TLP_RESP_TIME_SHIFT | LP_SR_EN | LP_PD_EN, 412*403e9cbcSPhilipp Tomsich &pctl->dfilpcfg0); 413*403e9cbcSPhilipp Tomsich 414*403e9cbcSPhilipp Tomsich writel(1, &pctl->dfitphyupdtype0); 415*403e9cbcSPhilipp Tomsich 416*403e9cbcSPhilipp Tomsich writel(0x1f, &pctl->dfitphyrdlat); 417*403e9cbcSPhilipp Tomsich writel(0, &pctl->dfitphywrdata); 418*403e9cbcSPhilipp Tomsich writel(0, &pctl->dfiupdcfg); /* phyupd and ctrlupd disabled */ 419*403e9cbcSPhilipp Tomsich 420*403e9cbcSPhilipp Tomsich setbits_le32(&pctl->dfistcfg0, DFI_INIT_START); 421*403e9cbcSPhilipp Tomsich 422*403e9cbcSPhilipp Tomsich tmp = get_timer(0); 423*403e9cbcSPhilipp Tomsich do { 424*403e9cbcSPhilipp Tomsich if (get_timer(tmp) > timeout_ms) { 425*403e9cbcSPhilipp Tomsich error("%s: DFI init did not complete within %ld ms\n", 426*403e9cbcSPhilipp Tomsich __func__, timeout_ms); 427*403e9cbcSPhilipp Tomsich return -ETIME; 428*403e9cbcSPhilipp Tomsich } 429*403e9cbcSPhilipp Tomsich } while ((readl(&pctl->dfiststat0) & 1) == 0); 430*403e9cbcSPhilipp Tomsich 431*403e9cbcSPhilipp Tomsich return 0; 432*403e9cbcSPhilipp Tomsich } 433*403e9cbcSPhilipp Tomsich 434*403e9cbcSPhilipp Tomsich static inline u32 ps_to_tCK(const u32 ps, const ulong freq) 435*403e9cbcSPhilipp Tomsich { 436*403e9cbcSPhilipp Tomsich const ulong MHz = 1000000; 437*403e9cbcSPhilipp Tomsich return DIV_ROUND_UP(ps * freq, 1000000 * MHz); 438*403e9cbcSPhilipp Tomsich } 439*403e9cbcSPhilipp Tomsich 440*403e9cbcSPhilipp Tomsich static inline u32 ns_to_tCK(const u32 ns, const ulong freq) 441*403e9cbcSPhilipp Tomsich { 442*403e9cbcSPhilipp Tomsich return ps_to_tCK(ns * 1000, freq); 443*403e9cbcSPhilipp Tomsich } 444*403e9cbcSPhilipp Tomsich 445*403e9cbcSPhilipp Tomsich static inline u32 tCK_to_ps(const ulong tCK, const ulong freq) 446*403e9cbcSPhilipp Tomsich { 447*403e9cbcSPhilipp Tomsich const ulong MHz = 1000000; 448*403e9cbcSPhilipp Tomsich return DIV_ROUND_UP(tCK * 1000000 * MHz, freq); 449*403e9cbcSPhilipp Tomsich } 450*403e9cbcSPhilipp Tomsich 451*403e9cbcSPhilipp Tomsich static int pctl_calc_timings(struct rk3368_sdram_params *params, 452*403e9cbcSPhilipp Tomsich ulong freq) 453*403e9cbcSPhilipp Tomsich { 454*403e9cbcSPhilipp Tomsich struct rk3288_sdram_pctl_timing *pctl_timing = ¶ms->pctl_timing; 455*403e9cbcSPhilipp Tomsich const ulong MHz = 1000000; 456*403e9cbcSPhilipp Tomsich u32 tccd; 457*403e9cbcSPhilipp Tomsich u32 tfaw_as_ps; 458*403e9cbcSPhilipp Tomsich 459*403e9cbcSPhilipp Tomsich if (params->ddr_speed_bin != DDR3_1600K) { 460*403e9cbcSPhilipp Tomsich error("%s: unimplemented DDR3 speed bin %d\n", 461*403e9cbcSPhilipp Tomsich __func__, params->ddr_speed_bin); 462*403e9cbcSPhilipp Tomsich return -1; 463*403e9cbcSPhilipp Tomsich } 464*403e9cbcSPhilipp Tomsich 465*403e9cbcSPhilipp Tomsich /* PCTL is clocked at 1/2 the DRAM clock; err on the side of caution */ 466*403e9cbcSPhilipp Tomsich pctl_timing->togcnt1u = DIV_ROUND_UP(freq, 2 * MHz); 467*403e9cbcSPhilipp Tomsich pctl_timing->togcnt100n = DIV_ROUND_UP(freq / 10, 2 * MHz); 468*403e9cbcSPhilipp Tomsich 469*403e9cbcSPhilipp Tomsich pctl_timing->tinit = 200; /* 200 usec */ 470*403e9cbcSPhilipp Tomsich pctl_timing->trsth = 500; /* 500 usec */ 471*403e9cbcSPhilipp Tomsich pctl_timing->trefi = 78; /* 7.8usec = 78 * 100ns */ 472*403e9cbcSPhilipp Tomsich params->trefi_mem_ddr3 = ns_to_tCK(pctl_timing->trefi * 100, freq); 473*403e9cbcSPhilipp Tomsich 474*403e9cbcSPhilipp Tomsich if (freq <= (400 * MHz)) { 475*403e9cbcSPhilipp Tomsich pctl_timing->tcl = 6; 476*403e9cbcSPhilipp Tomsich pctl_timing->tcwl = 10; 477*403e9cbcSPhilipp Tomsich } else if (freq <= (533 * MHz)) { 478*403e9cbcSPhilipp Tomsich pctl_timing->tcl = 8; 479*403e9cbcSPhilipp Tomsich pctl_timing->tcwl = 6; 480*403e9cbcSPhilipp Tomsich } else if (freq <= (666 * MHz)) { 481*403e9cbcSPhilipp Tomsich pctl_timing->tcl = 10; 482*403e9cbcSPhilipp Tomsich pctl_timing->tcwl = 7; 483*403e9cbcSPhilipp Tomsich } else { 484*403e9cbcSPhilipp Tomsich pctl_timing->tcl = 11; 485*403e9cbcSPhilipp Tomsich pctl_timing->tcwl = 8; 486*403e9cbcSPhilipp Tomsich } 487*403e9cbcSPhilipp Tomsich 488*403e9cbcSPhilipp Tomsich pctl_timing->tmrd = 4; /* 4 tCK (all speed bins) */ 489*403e9cbcSPhilipp Tomsich pctl_timing->trfc = ns_to_tCK(350, freq); /* tRFC: 350 (max) @ 8GBit */ 490*403e9cbcSPhilipp Tomsich pctl_timing->trp = max(4u, ps_to_tCK(13750, freq)); 491*403e9cbcSPhilipp Tomsich /* 492*403e9cbcSPhilipp Tomsich * JESD-79: 493*403e9cbcSPhilipp Tomsich * READ to WRITE Command Delay = RL + tCCD / 2 + 2tCK - WL 494*403e9cbcSPhilipp Tomsich */ 495*403e9cbcSPhilipp Tomsich tccd = 4; 496*403e9cbcSPhilipp Tomsich pctl_timing->trtw = pctl_timing->tcl + tccd/2 + 2 - pctl_timing->tcwl; 497*403e9cbcSPhilipp Tomsich pctl_timing->tal = 0; 498*403e9cbcSPhilipp Tomsich pctl_timing->tras = ps_to_tCK(35000, freq); 499*403e9cbcSPhilipp Tomsich pctl_timing->trc = ps_to_tCK(48750, freq); 500*403e9cbcSPhilipp Tomsich pctl_timing->trcd = ps_to_tCK(13750, freq); 501*403e9cbcSPhilipp Tomsich pctl_timing->trrd = max(4u, ps_to_tCK(7500, freq)); 502*403e9cbcSPhilipp Tomsich pctl_timing->trtp = max(4u, ps_to_tCK(7500, freq)); 503*403e9cbcSPhilipp Tomsich pctl_timing->twr = ps_to_tCK(15000, freq); 504*403e9cbcSPhilipp Tomsich /* The DDR3 mode-register does only support even values for tWR > 8. */ 505*403e9cbcSPhilipp Tomsich if (pctl_timing->twr > 8) 506*403e9cbcSPhilipp Tomsich pctl_timing->twr = (pctl_timing->twr + 1) & ~1; 507*403e9cbcSPhilipp Tomsich pctl_timing->twtr = max(4u, ps_to_tCK(7500, freq)); 508*403e9cbcSPhilipp Tomsich pctl_timing->texsr = 512; /* tEXSR(max) is tDLLLK */ 509*403e9cbcSPhilipp Tomsich pctl_timing->txp = max(3u, ps_to_tCK(6000, freq)); 510*403e9cbcSPhilipp Tomsich pctl_timing->txpdll = max(10u, ps_to_tCK(24000, freq)); 511*403e9cbcSPhilipp Tomsich pctl_timing->tzqcs = max(64u, ps_to_tCK(80000, freq)); 512*403e9cbcSPhilipp Tomsich pctl_timing->tzqcsi = 10000; /* as used by Rockchip */ 513*403e9cbcSPhilipp Tomsich pctl_timing->tdqs = 1; /* fixed for DDR3 */ 514*403e9cbcSPhilipp Tomsich pctl_timing->tcksre = max(5u, ps_to_tCK(10000, freq)); 515*403e9cbcSPhilipp Tomsich pctl_timing->tcksrx = max(5u, ps_to_tCK(10000, freq)); 516*403e9cbcSPhilipp Tomsich pctl_timing->tcke = max(3u, ps_to_tCK(5000, freq)); 517*403e9cbcSPhilipp Tomsich pctl_timing->tmod = max(12u, ps_to_tCK(15000, freq)); 518*403e9cbcSPhilipp Tomsich pctl_timing->trstl = ns_to_tCK(100, freq); 519*403e9cbcSPhilipp Tomsich pctl_timing->tzqcl = max(256u, ps_to_tCK(320000, freq)); /* tZQoper */ 520*403e9cbcSPhilipp Tomsich pctl_timing->tmrr = 0; 521*403e9cbcSPhilipp Tomsich pctl_timing->tckesr = pctl_timing->tcke + 1; /* JESD-79: tCKE + 1tCK */ 522*403e9cbcSPhilipp Tomsich pctl_timing->tdpd = 0; /* RK3368 TRM: "allowed values for DDR3: 0" */ 523*403e9cbcSPhilipp Tomsich 524*403e9cbcSPhilipp Tomsich 525*403e9cbcSPhilipp Tomsich /* 526*403e9cbcSPhilipp Tomsich * The controller can represent tFAW as 4x, 5x or 6x tRRD only. 527*403e9cbcSPhilipp Tomsich * We want to use the smallest multiplier that satisfies the tFAW 528*403e9cbcSPhilipp Tomsich * requirements of the given speed-bin. If necessary, we stretch out 529*403e9cbcSPhilipp Tomsich * tRRD to allow us to operate on a 6x multiplier for tFAW. 530*403e9cbcSPhilipp Tomsich */ 531*403e9cbcSPhilipp Tomsich tfaw_as_ps = 40000; /* 40ns: tFAW for DDR3-1600K, 2KB page-size */ 532*403e9cbcSPhilipp Tomsich if (tCK_to_ps(pctl_timing->trrd * 6, freq) < tfaw_as_ps) { 533*403e9cbcSPhilipp Tomsich /* If tFAW is > 6 x tRRD, we need to stretch tRRD */ 534*403e9cbcSPhilipp Tomsich pctl_timing->trrd = ps_to_tCK(DIV_ROUND_UP(40000, 6), freq); 535*403e9cbcSPhilipp Tomsich params->tfaw_mult = TFAW_TRRD_MULT6; 536*403e9cbcSPhilipp Tomsich } else if (tCK_to_ps(pctl_timing->trrd * 5, freq) < tfaw_as_ps) { 537*403e9cbcSPhilipp Tomsich params->tfaw_mult = TFAW_TRRD_MULT6; 538*403e9cbcSPhilipp Tomsich } else if (tCK_to_ps(pctl_timing->trrd * 4, freq) < tfaw_as_ps) { 539*403e9cbcSPhilipp Tomsich params->tfaw_mult = TFAW_TRRD_MULT5; 540*403e9cbcSPhilipp Tomsich } else { 541*403e9cbcSPhilipp Tomsich params->tfaw_mult = TFAW_TRRD_MULT4; 542*403e9cbcSPhilipp Tomsich } 543*403e9cbcSPhilipp Tomsich 544*403e9cbcSPhilipp Tomsich return 0; 545*403e9cbcSPhilipp Tomsich } 546*403e9cbcSPhilipp Tomsich 547*403e9cbcSPhilipp Tomsich static void pctl_cfg(struct rk3368_ddr_pctl *pctl, 548*403e9cbcSPhilipp Tomsich struct rk3368_sdram_params *params, 549*403e9cbcSPhilipp Tomsich struct rk3368_grf *grf) 550*403e9cbcSPhilipp Tomsich { 551*403e9cbcSPhilipp Tomsich /* Configure PCTL timing registers */ 552*403e9cbcSPhilipp Tomsich params->pctl_timing.trefi |= BIT(31); /* see PCTL_TREFI */ 553*403e9cbcSPhilipp Tomsich copy_to_reg(&pctl->togcnt1u, ¶ms->pctl_timing.togcnt1u, 554*403e9cbcSPhilipp Tomsich sizeof(params->pctl_timing)); 555*403e9cbcSPhilipp Tomsich writel(params->trefi_mem_ddr3, &pctl->trefi_mem_ddr3); 556*403e9cbcSPhilipp Tomsich 557*403e9cbcSPhilipp Tomsich /* Set up ODT write selector and ODT write length */ 558*403e9cbcSPhilipp Tomsich writel((RANK0_ODT_WRITE_SEL | RANK1_ODT_WRITE_SEL), &pctl->dfiodtcfg); 559*403e9cbcSPhilipp Tomsich writel(7 << ODT_LEN_BL8_W_SHIFT, &pctl->dfiodtcfg1); 560*403e9cbcSPhilipp Tomsich 561*403e9cbcSPhilipp Tomsich /* Set up the CL/CWL-dependent timings of DFI */ 562*403e9cbcSPhilipp Tomsich writel((params->pctl_timing.tcl - 1) / 2 - 1, &pctl->dfitrddataen); 563*403e9cbcSPhilipp Tomsich writel((params->pctl_timing.tcwl - 1) / 2 - 1, &pctl->dfitphywrlat); 564*403e9cbcSPhilipp Tomsich 565*403e9cbcSPhilipp Tomsich /* DDR3 */ 566*403e9cbcSPhilipp Tomsich writel(params->tfaw_mult | DDR3_EN | DDR2_DDR3_BL_8, &pctl->mcfg); 567*403e9cbcSPhilipp Tomsich writel(0x001c0004, &grf->ddrc0_con0); 568*403e9cbcSPhilipp Tomsich 569*403e9cbcSPhilipp Tomsich setbits_le32(&pctl->scfg, HW_LOW_POWER_EN); 570*403e9cbcSPhilipp Tomsich } 571*403e9cbcSPhilipp Tomsich 572*403e9cbcSPhilipp Tomsich static int ddrphy_data_training(struct rk3368_ddr_pctl *pctl, 573*403e9cbcSPhilipp Tomsich struct rk3368_ddrphy *ddrphy) 574*403e9cbcSPhilipp Tomsich { 575*403e9cbcSPhilipp Tomsich const u32 trefi = readl(&pctl->trefi); 576*403e9cbcSPhilipp Tomsich const ulong timeout_ms = 500; 577*403e9cbcSPhilipp Tomsich ulong tmp; 578*403e9cbcSPhilipp Tomsich 579*403e9cbcSPhilipp Tomsich /* disable auto-refresh */ 580*403e9cbcSPhilipp Tomsich writel(0 | BIT(31), &pctl->trefi); 581*403e9cbcSPhilipp Tomsich 582*403e9cbcSPhilipp Tomsich clrsetbits_le32(&ddrphy->reg[2], 0x33, 0x20); 583*403e9cbcSPhilipp Tomsich clrsetbits_le32(&ddrphy->reg[2], 0x33, 0x21); 584*403e9cbcSPhilipp Tomsich 585*403e9cbcSPhilipp Tomsich tmp = get_timer(0); 586*403e9cbcSPhilipp Tomsich do { 587*403e9cbcSPhilipp Tomsich if (get_timer(tmp) > timeout_ms) { 588*403e9cbcSPhilipp Tomsich error("%s: did not complete within %ld ms\n", 589*403e9cbcSPhilipp Tomsich __func__, timeout_ms); 590*403e9cbcSPhilipp Tomsich return -ETIME; 591*403e9cbcSPhilipp Tomsich } 592*403e9cbcSPhilipp Tomsich } while ((readl(&ddrphy->reg[0xff]) & 0xf) != 0xf); 593*403e9cbcSPhilipp Tomsich 594*403e9cbcSPhilipp Tomsich send_command(pctl, MCMD_RANK0 | MCMD_RANK1, PREA_CMD); 595*403e9cbcSPhilipp Tomsich clrsetbits_le32(&ddrphy->reg[2], 0x33, 0x20); 596*403e9cbcSPhilipp Tomsich /* resume auto-refresh */ 597*403e9cbcSPhilipp Tomsich writel(trefi | BIT(31), &pctl->trefi); 598*403e9cbcSPhilipp Tomsich 599*403e9cbcSPhilipp Tomsich return 0; 600*403e9cbcSPhilipp Tomsich } 601*403e9cbcSPhilipp Tomsich 602*403e9cbcSPhilipp Tomsich static int sdram_col_row_detect(struct udevice *dev) 603*403e9cbcSPhilipp Tomsich { 604*403e9cbcSPhilipp Tomsich struct dram_info *priv = dev_get_priv(dev); 605*403e9cbcSPhilipp Tomsich struct rk3368_sdram_params *params = dev_get_platdata(dev); 606*403e9cbcSPhilipp Tomsich struct rk3368_ddr_pctl *pctl = priv->pctl; 607*403e9cbcSPhilipp Tomsich struct rk3368_msch *msch = priv->msch; 608*403e9cbcSPhilipp Tomsich const u32 test_pattern = 0x5aa5f00f; 609*403e9cbcSPhilipp Tomsich int row, col; 610*403e9cbcSPhilipp Tomsich uintptr_t addr; 611*403e9cbcSPhilipp Tomsich 612*403e9cbcSPhilipp Tomsich move_to_config_state(pctl); 613*403e9cbcSPhilipp Tomsich writel(6, &msch->ddrconf); 614*403e9cbcSPhilipp Tomsich move_to_access_state(pctl); 615*403e9cbcSPhilipp Tomsich 616*403e9cbcSPhilipp Tomsich /* Detect col */ 617*403e9cbcSPhilipp Tomsich for (col = 11; col >= 9; col--) { 618*403e9cbcSPhilipp Tomsich writel(0, CONFIG_SYS_SDRAM_BASE); 619*403e9cbcSPhilipp Tomsich addr = CONFIG_SYS_SDRAM_BASE + 620*403e9cbcSPhilipp Tomsich (1 << (col + params->chan.bw - 1)); 621*403e9cbcSPhilipp Tomsich writel(test_pattern, addr); 622*403e9cbcSPhilipp Tomsich if ((readl(addr) == test_pattern) && 623*403e9cbcSPhilipp Tomsich (readl(CONFIG_SYS_SDRAM_BASE) == 0)) 624*403e9cbcSPhilipp Tomsich break; 625*403e9cbcSPhilipp Tomsich } 626*403e9cbcSPhilipp Tomsich 627*403e9cbcSPhilipp Tomsich if (col == 8) { 628*403e9cbcSPhilipp Tomsich error("%s: col detect error\n", __func__); 629*403e9cbcSPhilipp Tomsich return -EINVAL; 630*403e9cbcSPhilipp Tomsich } 631*403e9cbcSPhilipp Tomsich 632*403e9cbcSPhilipp Tomsich move_to_config_state(pctl); 633*403e9cbcSPhilipp Tomsich writel(15, &msch->ddrconf); 634*403e9cbcSPhilipp Tomsich move_to_access_state(pctl); 635*403e9cbcSPhilipp Tomsich 636*403e9cbcSPhilipp Tomsich /* Detect row*/ 637*403e9cbcSPhilipp Tomsich for (row = 16; row >= 12; row--) { 638*403e9cbcSPhilipp Tomsich writel(0, CONFIG_SYS_SDRAM_BASE); 639*403e9cbcSPhilipp Tomsich addr = CONFIG_SYS_SDRAM_BASE + (1 << (row + 15 - 1)); 640*403e9cbcSPhilipp Tomsich writel(test_pattern, addr); 641*403e9cbcSPhilipp Tomsich if ((readl(addr) == test_pattern) && 642*403e9cbcSPhilipp Tomsich (readl(CONFIG_SYS_SDRAM_BASE) == 0)) 643*403e9cbcSPhilipp Tomsich break; 644*403e9cbcSPhilipp Tomsich } 645*403e9cbcSPhilipp Tomsich 646*403e9cbcSPhilipp Tomsich if (row == 11) { 647*403e9cbcSPhilipp Tomsich error("%s: row detect error\n", __func__); 648*403e9cbcSPhilipp Tomsich return -EINVAL; 649*403e9cbcSPhilipp Tomsich } 650*403e9cbcSPhilipp Tomsich 651*403e9cbcSPhilipp Tomsich /* Record results */ 652*403e9cbcSPhilipp Tomsich debug("%s: col %d, row %d\n", __func__, col, row); 653*403e9cbcSPhilipp Tomsich params->chan.col = col; 654*403e9cbcSPhilipp Tomsich params->chan.cs0_row = row; 655*403e9cbcSPhilipp Tomsich params->chan.cs1_row = row; 656*403e9cbcSPhilipp Tomsich params->chan.row_3_4 = 0; 657*403e9cbcSPhilipp Tomsich 658*403e9cbcSPhilipp Tomsich return 0; 659*403e9cbcSPhilipp Tomsich } 660*403e9cbcSPhilipp Tomsich 661*403e9cbcSPhilipp Tomsich static int msch_niu_config(struct rk3368_msch *msch, 662*403e9cbcSPhilipp Tomsich struct rk3368_sdram_params *params) 663*403e9cbcSPhilipp Tomsich { 664*403e9cbcSPhilipp Tomsich int i; 665*403e9cbcSPhilipp Tomsich const u8 cols = params->chan.col - ((params->chan.bw == 2) ? 0 : 1); 666*403e9cbcSPhilipp Tomsich const u8 rows = params->chan.cs0_row; 667*403e9cbcSPhilipp Tomsich 668*403e9cbcSPhilipp Tomsich /* 669*403e9cbcSPhilipp Tomsich * The DDR address-translation table always assumes a 32bit 670*403e9cbcSPhilipp Tomsich * bus and the comparison below takes care of adjusting for 671*403e9cbcSPhilipp Tomsich * a 16bit bus (i.e. one column-address is consumed). 672*403e9cbcSPhilipp Tomsich */ 673*403e9cbcSPhilipp Tomsich const struct { 674*403e9cbcSPhilipp Tomsich u8 rows; 675*403e9cbcSPhilipp Tomsich u8 columns; 676*403e9cbcSPhilipp Tomsich u8 type; 677*403e9cbcSPhilipp Tomsich } ddrconf_table[] = { 678*403e9cbcSPhilipp Tomsich /* 679*403e9cbcSPhilipp Tomsich * C-B-R-D patterns are first. For these we require an 680*403e9cbcSPhilipp Tomsich * exact match for the columns and rows (as there's 681*403e9cbcSPhilipp Tomsich * one entry per possible configuration). 682*403e9cbcSPhilipp Tomsich */ 683*403e9cbcSPhilipp Tomsich [0] = { .rows = 13, .columns = 10, .type = DMC_MSCH_CBRD }, 684*403e9cbcSPhilipp Tomsich [1] = { .rows = 14, .columns = 10, .type = DMC_MSCH_CBRD }, 685*403e9cbcSPhilipp Tomsich [2] = { .rows = 15, .columns = 10, .type = DMC_MSCH_CBRD }, 686*403e9cbcSPhilipp Tomsich [3] = { .rows = 16, .columns = 10, .type = DMC_MSCH_CBRD }, 687*403e9cbcSPhilipp Tomsich [4] = { .rows = 14, .columns = 11, .type = DMC_MSCH_CBRD }, 688*403e9cbcSPhilipp Tomsich [5] = { .rows = 15, .columns = 11, .type = DMC_MSCH_CBRD }, 689*403e9cbcSPhilipp Tomsich [6] = { .rows = 16, .columns = 11, .type = DMC_MSCH_CBRD }, 690*403e9cbcSPhilipp Tomsich [7] = { .rows = 13, .columns = 9, .type = DMC_MSCH_CBRD }, 691*403e9cbcSPhilipp Tomsich [8] = { .rows = 14, .columns = 9, .type = DMC_MSCH_CBRD }, 692*403e9cbcSPhilipp Tomsich [9] = { .rows = 15, .columns = 9, .type = DMC_MSCH_CBRD }, 693*403e9cbcSPhilipp Tomsich [10] = { .rows = 16, .columns = 9, .type = DMC_MSCH_CBRD }, 694*403e9cbcSPhilipp Tomsich /* 695*403e9cbcSPhilipp Tomsich * 11 through 13 are C-R-B-D patterns. These are 696*403e9cbcSPhilipp Tomsich * matched for an exact number of columns and to 697*403e9cbcSPhilipp Tomsich * ensure that the hardware uses at least as many rows 698*403e9cbcSPhilipp Tomsich * as the pattern requires (i.e. we make sure that 699*403e9cbcSPhilipp Tomsich * there's no gaps up until we hit the device/chip-select; 700*403e9cbcSPhilipp Tomsich * however, these patterns can accept up to 16 rows, 701*403e9cbcSPhilipp Tomsich * as the row-address continues right after the CS 702*403e9cbcSPhilipp Tomsich * switching) 703*403e9cbcSPhilipp Tomsich */ 704*403e9cbcSPhilipp Tomsich [11] = { .rows = 15, .columns = 10, .type = DMC_MSCH_CRBD }, 705*403e9cbcSPhilipp Tomsich [12] = { .rows = 14, .columns = 11, .type = DMC_MSCH_CRBD }, 706*403e9cbcSPhilipp Tomsich [13] = { .rows = 13, .columns = 10, .type = DMC_MSCH_CRBD }, 707*403e9cbcSPhilipp Tomsich /* 708*403e9cbcSPhilipp Tomsich * 14 and 15 are catch-all variants using a C-B-D-R 709*403e9cbcSPhilipp Tomsich * scheme (i.e. alternating the chip-select every time 710*403e9cbcSPhilipp Tomsich * C-B overflows) and stuffing the remaining C-bits 711*403e9cbcSPhilipp Tomsich * into the top. Matching needs to make sure that the 712*403e9cbcSPhilipp Tomsich * number of columns is either an exact match (i.e. we 713*403e9cbcSPhilipp Tomsich * can use less the the maximum number of rows) -or- 714*403e9cbcSPhilipp Tomsich * that the columns exceed what is given in this table 715*403e9cbcSPhilipp Tomsich * and the rows are an exact match (in which case the 716*403e9cbcSPhilipp Tomsich * remaining C-bits will be stuffed onto the top after 717*403e9cbcSPhilipp Tomsich * the device/chip-select switches). 718*403e9cbcSPhilipp Tomsich */ 719*403e9cbcSPhilipp Tomsich [14] = { .rows = 16, .columns = 10, .type = DMC_MSCH_CBDR }, 720*403e9cbcSPhilipp Tomsich [15] = { .rows = 16, .columns = 9, .type = DMC_MSCH_CBDR }, 721*403e9cbcSPhilipp Tomsich }; 722*403e9cbcSPhilipp Tomsich 723*403e9cbcSPhilipp Tomsich /* 724*403e9cbcSPhilipp Tomsich * For C-B-R-D, we need an exact match (i.e. both for the number of 725*403e9cbcSPhilipp Tomsich * columns and rows), while for C-B-D-R, only the the number of 726*403e9cbcSPhilipp Tomsich * columns needs to match. 727*403e9cbcSPhilipp Tomsich */ 728*403e9cbcSPhilipp Tomsich for (i = 0; i < ARRAY_SIZE(ddrconf_table); i++) { 729*403e9cbcSPhilipp Tomsich bool match = false; 730*403e9cbcSPhilipp Tomsich 731*403e9cbcSPhilipp Tomsich /* If this entry if for a different matcher, then skip it */ 732*403e9cbcSPhilipp Tomsich if (ddrconf_table[i].type != params->memory_schedule) 733*403e9cbcSPhilipp Tomsich continue; 734*403e9cbcSPhilipp Tomsich 735*403e9cbcSPhilipp Tomsich /* 736*403e9cbcSPhilipp Tomsich * Match according to the rules (exact/inexact/at-least) 737*403e9cbcSPhilipp Tomsich * documented in the ddrconf_table above. 738*403e9cbcSPhilipp Tomsich */ 739*403e9cbcSPhilipp Tomsich switch (params->memory_schedule) { 740*403e9cbcSPhilipp Tomsich case DMC_MSCH_CBRD: 741*403e9cbcSPhilipp Tomsich match = (ddrconf_table[i].columns == cols) && 742*403e9cbcSPhilipp Tomsich (ddrconf_table[i].rows == rows); 743*403e9cbcSPhilipp Tomsich break; 744*403e9cbcSPhilipp Tomsich 745*403e9cbcSPhilipp Tomsich case DMC_MSCH_CRBD: 746*403e9cbcSPhilipp Tomsich match = (ddrconf_table[i].columns == cols) && 747*403e9cbcSPhilipp Tomsich (ddrconf_table[i].rows <= rows); 748*403e9cbcSPhilipp Tomsich break; 749*403e9cbcSPhilipp Tomsich 750*403e9cbcSPhilipp Tomsich case DMC_MSCH_CBDR: 751*403e9cbcSPhilipp Tomsich match = (ddrconf_table[i].columns == cols) || 752*403e9cbcSPhilipp Tomsich ((ddrconf_table[i].columns <= cols) && 753*403e9cbcSPhilipp Tomsich (ddrconf_table[i].rows == rows)); 754*403e9cbcSPhilipp Tomsich break; 755*403e9cbcSPhilipp Tomsich 756*403e9cbcSPhilipp Tomsich default: 757*403e9cbcSPhilipp Tomsich break; 758*403e9cbcSPhilipp Tomsich } 759*403e9cbcSPhilipp Tomsich 760*403e9cbcSPhilipp Tomsich if (match) { 761*403e9cbcSPhilipp Tomsich debug("%s: setting ddrconf 0x%x\n", __func__, i); 762*403e9cbcSPhilipp Tomsich writel(i, &msch->ddrconf); 763*403e9cbcSPhilipp Tomsich return 0; 764*403e9cbcSPhilipp Tomsich } 765*403e9cbcSPhilipp Tomsich } 766*403e9cbcSPhilipp Tomsich 767*403e9cbcSPhilipp Tomsich error("%s: ddrconf (NIU config) not found\n", __func__); 768*403e9cbcSPhilipp Tomsich return -EINVAL; 769*403e9cbcSPhilipp Tomsich } 770*403e9cbcSPhilipp Tomsich 771*403e9cbcSPhilipp Tomsich static void dram_all_config(struct udevice *dev) 772*403e9cbcSPhilipp Tomsich { 773*403e9cbcSPhilipp Tomsich struct dram_info *priv = dev_get_priv(dev); 774*403e9cbcSPhilipp Tomsich struct rk3368_pmu_grf *pmugrf = priv->pmugrf; 775*403e9cbcSPhilipp Tomsich struct rk3368_sdram_params *params = dev_get_platdata(dev); 776*403e9cbcSPhilipp Tomsich const struct rk3288_sdram_channel *info = ¶ms->chan; 777*403e9cbcSPhilipp Tomsich u32 sys_reg = 0; 778*403e9cbcSPhilipp Tomsich const int chan = 0; 779*403e9cbcSPhilipp Tomsich 780*403e9cbcSPhilipp Tomsich sys_reg |= DDR3 << SYS_REG_DDRTYPE_SHIFT; 781*403e9cbcSPhilipp Tomsich sys_reg |= 0 << SYS_REG_NUM_CH_SHIFT; 782*403e9cbcSPhilipp Tomsich 783*403e9cbcSPhilipp Tomsich sys_reg |= info->row_3_4 << SYS_REG_ROW_3_4_SHIFT(chan); 784*403e9cbcSPhilipp Tomsich sys_reg |= 1 << SYS_REG_CHINFO_SHIFT(chan); 785*403e9cbcSPhilipp Tomsich sys_reg |= (info->rank - 1) << SYS_REG_RANK_SHIFT(chan); 786*403e9cbcSPhilipp Tomsich sys_reg |= (info->col - 9) << SYS_REG_COL_SHIFT(chan); 787*403e9cbcSPhilipp Tomsich sys_reg |= info->bk == 3 ? 0 : 1 << SYS_REG_BK_SHIFT(chan); 788*403e9cbcSPhilipp Tomsich sys_reg |= (info->cs0_row - 13) << SYS_REG_CS0_ROW_SHIFT(chan); 789*403e9cbcSPhilipp Tomsich sys_reg |= (info->cs1_row - 13) << SYS_REG_CS1_ROW_SHIFT(chan); 790*403e9cbcSPhilipp Tomsich sys_reg |= (2 >> info->bw) << SYS_REG_BW_SHIFT(chan); 791*403e9cbcSPhilipp Tomsich sys_reg |= (2 >> info->dbw) << SYS_REG_DBW_SHIFT(chan); 792*403e9cbcSPhilipp Tomsich 793*403e9cbcSPhilipp Tomsich writel(sys_reg, &pmugrf->os_reg[2]); 794*403e9cbcSPhilipp Tomsich } 795*403e9cbcSPhilipp Tomsich 796*403e9cbcSPhilipp Tomsich static int setup_sdram(struct udevice *dev) 797*403e9cbcSPhilipp Tomsich { 798*403e9cbcSPhilipp Tomsich struct dram_info *priv = dev_get_priv(dev); 799*403e9cbcSPhilipp Tomsich struct rk3368_sdram_params *params = dev_get_platdata(dev); 800*403e9cbcSPhilipp Tomsich 801*403e9cbcSPhilipp Tomsich struct rk3368_ddr_pctl *pctl = priv->pctl; 802*403e9cbcSPhilipp Tomsich struct rk3368_ddrphy *ddrphy = priv->phy; 803*403e9cbcSPhilipp Tomsich struct rk3368_cru *cru = priv->cru; 804*403e9cbcSPhilipp Tomsich struct rk3368_grf *grf = priv->grf; 805*403e9cbcSPhilipp Tomsich struct rk3368_msch *msch = priv->msch; 806*403e9cbcSPhilipp Tomsich 807*403e9cbcSPhilipp Tomsich int ret; 808*403e9cbcSPhilipp Tomsich 809*403e9cbcSPhilipp Tomsich /* The input clock (i.e. DPLL) needs to be 2x the DRAM frequency */ 810*403e9cbcSPhilipp Tomsich ret = clk_set_rate(&priv->ddr_clk, 2 * params->ddr_freq); 811*403e9cbcSPhilipp Tomsich if (ret < 0) { 812*403e9cbcSPhilipp Tomsich debug("%s: could not set DDR clock: %d\n", __func__, ret); 813*403e9cbcSPhilipp Tomsich return ret; 814*403e9cbcSPhilipp Tomsich } 815*403e9cbcSPhilipp Tomsich 816*403e9cbcSPhilipp Tomsich /* Update the read-latency for the RK3368 */ 817*403e9cbcSPhilipp Tomsich writel(0x32, &msch->readlatency); 818*403e9cbcSPhilipp Tomsich 819*403e9cbcSPhilipp Tomsich /* Initialise the DDR PCTL and DDR PHY */ 820*403e9cbcSPhilipp Tomsich ddrctl_reset(cru); 821*403e9cbcSPhilipp Tomsich ddrphy_reset(ddrphy); 822*403e9cbcSPhilipp Tomsich ddrphy_config_delays(ddrphy, params->ddr_freq); 823*403e9cbcSPhilipp Tomsich dfi_cfg(pctl); 824*403e9cbcSPhilipp Tomsich /* Configure relative system information of grf_ddrc0_con0 register */ 825*403e9cbcSPhilipp Tomsich ddr_set_ddr3_mode(grf, true); 826*403e9cbcSPhilipp Tomsich ddr_set_noc_spr_err_stall(grf, true); 827*403e9cbcSPhilipp Tomsich /* Calculate timings */ 828*403e9cbcSPhilipp Tomsich pctl_calc_timings(params, params->ddr_freq); 829*403e9cbcSPhilipp Tomsich /* Initialise the device timings in protocol controller */ 830*403e9cbcSPhilipp Tomsich pctl_cfg(pctl, params, grf); 831*403e9cbcSPhilipp Tomsich /* Configure AL, CL ... information of PHY registers */ 832*403e9cbcSPhilipp Tomsich ddrphy_config(ddrphy, 833*403e9cbcSPhilipp Tomsich params->pctl_timing.tcl, 834*403e9cbcSPhilipp Tomsich params->pctl_timing.tal, 835*403e9cbcSPhilipp Tomsich params->pctl_timing.tcwl); 836*403e9cbcSPhilipp Tomsich 837*403e9cbcSPhilipp Tomsich /* Initialize DRAM and configure with mode-register values */ 838*403e9cbcSPhilipp Tomsich ret = memory_init(pctl, params); 839*403e9cbcSPhilipp Tomsich if (ret) 840*403e9cbcSPhilipp Tomsich goto error; 841*403e9cbcSPhilipp Tomsich 842*403e9cbcSPhilipp Tomsich move_to_config_state(pctl); 843*403e9cbcSPhilipp Tomsich /* Perform data-training */ 844*403e9cbcSPhilipp Tomsich ddrphy_data_training(pctl, ddrphy); 845*403e9cbcSPhilipp Tomsich move_to_access_state(pctl); 846*403e9cbcSPhilipp Tomsich 847*403e9cbcSPhilipp Tomsich /* TODO(prt): could detect rank in training... */ 848*403e9cbcSPhilipp Tomsich params->chan.rank = 2; 849*403e9cbcSPhilipp Tomsich /* TODO(prt): bus width is not auto-detected (yet)... */ 850*403e9cbcSPhilipp Tomsich params->chan.bw = 2; /* 32bit wide bus */ 851*403e9cbcSPhilipp Tomsich params->chan.dbw = params->chan.dbw; /* 32bit wide bus */ 852*403e9cbcSPhilipp Tomsich 853*403e9cbcSPhilipp Tomsich /* DDR3 is always 8 bank */ 854*403e9cbcSPhilipp Tomsich params->chan.bk = 3; 855*403e9cbcSPhilipp Tomsich /* Detect col and row number */ 856*403e9cbcSPhilipp Tomsich ret = sdram_col_row_detect(dev); 857*403e9cbcSPhilipp Tomsich if (ret) 858*403e9cbcSPhilipp Tomsich goto error; 859*403e9cbcSPhilipp Tomsich 860*403e9cbcSPhilipp Tomsich /* Configure NIU DDR configuration */ 861*403e9cbcSPhilipp Tomsich ret = msch_niu_config(msch, params); 862*403e9cbcSPhilipp Tomsich if (ret) 863*403e9cbcSPhilipp Tomsich goto error; 864*403e9cbcSPhilipp Tomsich 865*403e9cbcSPhilipp Tomsich /* set up OS_REG to communicate w/ next stage and OS */ 866*403e9cbcSPhilipp Tomsich dram_all_config(dev); 867*403e9cbcSPhilipp Tomsich 868*403e9cbcSPhilipp Tomsich return 0; 869*403e9cbcSPhilipp Tomsich 870*403e9cbcSPhilipp Tomsich error: 871*403e9cbcSPhilipp Tomsich printf("DRAM init failed!\n"); 872*403e9cbcSPhilipp Tomsich hang(); 873*403e9cbcSPhilipp Tomsich } 874*403e9cbcSPhilipp Tomsich #endif 875*403e9cbcSPhilipp Tomsich 876*403e9cbcSPhilipp Tomsich static int rk3368_dmc_ofdata_to_platdata(struct udevice *dev) 877*403e9cbcSPhilipp Tomsich { 878*403e9cbcSPhilipp Tomsich int ret = 0; 879*403e9cbcSPhilipp Tomsich 880*403e9cbcSPhilipp Tomsich #if !CONFIG_IS_ENABLED(OF_PLATDATA) 881*403e9cbcSPhilipp Tomsich struct rk3368_sdram_params *plat = dev_get_platdata(dev); 882*403e9cbcSPhilipp Tomsich 883*403e9cbcSPhilipp Tomsich ret = regmap_init_mem(dev, &plat->map); 884*403e9cbcSPhilipp Tomsich if (ret) 885*403e9cbcSPhilipp Tomsich return ret; 886*403e9cbcSPhilipp Tomsich #endif 887*403e9cbcSPhilipp Tomsich 888*403e9cbcSPhilipp Tomsich return ret; 889*403e9cbcSPhilipp Tomsich } 890*403e9cbcSPhilipp Tomsich 891*403e9cbcSPhilipp Tomsich #if CONFIG_IS_ENABLED(OF_PLATDATA) 892*403e9cbcSPhilipp Tomsich static int conv_of_platdata(struct udevice *dev) 893*403e9cbcSPhilipp Tomsich { 894*403e9cbcSPhilipp Tomsich struct rk3368_sdram_params *plat = dev_get_platdata(dev); 895*403e9cbcSPhilipp Tomsich struct dtd_rockchip_rk3368_dmc *of_plat = &plat->of_plat; 896*403e9cbcSPhilipp Tomsich int ret; 897*403e9cbcSPhilipp Tomsich 898*403e9cbcSPhilipp Tomsich plat->ddr_freq = of_plat->rockchip_ddr_frequency; 899*403e9cbcSPhilipp Tomsich plat->ddr_speed_bin = of_plat->rockchip_ddr_speed_bin; 900*403e9cbcSPhilipp Tomsich plat->memory_schedule = of_plat->rockchip_memory_schedule; 901*403e9cbcSPhilipp Tomsich 902*403e9cbcSPhilipp Tomsich ret = regmap_init_mem_platdata(dev, of_plat->reg, 903*403e9cbcSPhilipp Tomsich ARRAY_SIZE(of_plat->reg) / 2, 904*403e9cbcSPhilipp Tomsich &plat->map); 905*403e9cbcSPhilipp Tomsich if (ret) 906*403e9cbcSPhilipp Tomsich return ret; 907*403e9cbcSPhilipp Tomsich 908*403e9cbcSPhilipp Tomsich return 0; 909*403e9cbcSPhilipp Tomsich } 910*403e9cbcSPhilipp Tomsich #endif 911*403e9cbcSPhilipp Tomsich 912*403e9cbcSPhilipp Tomsich static int rk3368_dmc_probe(struct udevice *dev) 913*403e9cbcSPhilipp Tomsich { 914*403e9cbcSPhilipp Tomsich #ifdef CONFIG_TPL_BUILD 915*403e9cbcSPhilipp Tomsich struct rk3368_sdram_params *plat = dev_get_platdata(dev); 916*403e9cbcSPhilipp Tomsich struct rk3368_ddr_pctl *pctl; 917*403e9cbcSPhilipp Tomsich struct rk3368_ddrphy *ddrphy; 918*403e9cbcSPhilipp Tomsich struct rk3368_cru *cru; 919*403e9cbcSPhilipp Tomsich struct rk3368_grf *grf; 920*403e9cbcSPhilipp Tomsich struct rk3368_msch *msch; 921*403e9cbcSPhilipp Tomsich int ret; 922*403e9cbcSPhilipp Tomsich struct udevice *dev_clk; 923*403e9cbcSPhilipp Tomsich #endif 924*403e9cbcSPhilipp Tomsich struct dram_info *priv = dev_get_priv(dev); 925*403e9cbcSPhilipp Tomsich 926*403e9cbcSPhilipp Tomsich #if CONFIG_IS_ENABLED(OF_PLATDATA) 927*403e9cbcSPhilipp Tomsich ret = conv_of_platdata(dev); 928*403e9cbcSPhilipp Tomsich if (ret) 929*403e9cbcSPhilipp Tomsich return ret; 930*403e9cbcSPhilipp Tomsich #endif 931*403e9cbcSPhilipp Tomsich 932*403e9cbcSPhilipp Tomsich priv->pmugrf = syscon_get_first_range(ROCKCHIP_SYSCON_PMUGRF); 933*403e9cbcSPhilipp Tomsich debug("%s: pmugrf=%p\n", __func__, priv->pmugrf); 934*403e9cbcSPhilipp Tomsich 935*403e9cbcSPhilipp Tomsich #ifdef CONFIG_TPL_BUILD 936*403e9cbcSPhilipp Tomsich pctl = regmap_get_range(plat->map, 0); 937*403e9cbcSPhilipp Tomsich ddrphy = regmap_get_range(plat->map, 1); 938*403e9cbcSPhilipp Tomsich msch = syscon_get_first_range(ROCKCHIP_SYSCON_MSCH); 939*403e9cbcSPhilipp Tomsich grf = syscon_get_first_range(ROCKCHIP_SYSCON_GRF); 940*403e9cbcSPhilipp Tomsich 941*403e9cbcSPhilipp Tomsich priv->pctl = pctl; 942*403e9cbcSPhilipp Tomsich priv->phy = ddrphy; 943*403e9cbcSPhilipp Tomsich priv->msch = msch; 944*403e9cbcSPhilipp Tomsich priv->grf = grf; 945*403e9cbcSPhilipp Tomsich 946*403e9cbcSPhilipp Tomsich ret = rockchip_get_clk(&dev_clk); 947*403e9cbcSPhilipp Tomsich if (ret) 948*403e9cbcSPhilipp Tomsich return ret; 949*403e9cbcSPhilipp Tomsich priv->ddr_clk.id = CLK_DDR; 950*403e9cbcSPhilipp Tomsich ret = clk_request(dev_clk, &priv->ddr_clk); 951*403e9cbcSPhilipp Tomsich if (ret) 952*403e9cbcSPhilipp Tomsich return ret; 953*403e9cbcSPhilipp Tomsich 954*403e9cbcSPhilipp Tomsich cru = rockchip_get_cru(); 955*403e9cbcSPhilipp Tomsich priv->cru = cru; 956*403e9cbcSPhilipp Tomsich if (IS_ERR(priv->cru)) 957*403e9cbcSPhilipp Tomsich return PTR_ERR(priv->cru); 958*403e9cbcSPhilipp Tomsich 959*403e9cbcSPhilipp Tomsich ret = setup_sdram(dev); 960*403e9cbcSPhilipp Tomsich if (ret) 961*403e9cbcSPhilipp Tomsich return ret; 962*403e9cbcSPhilipp Tomsich #endif 963*403e9cbcSPhilipp Tomsich 964*403e9cbcSPhilipp Tomsich priv->info.base = 0; 965*403e9cbcSPhilipp Tomsich priv->info.size = 966*403e9cbcSPhilipp Tomsich rockchip_sdram_size((phys_addr_t)&priv->pmugrf->os_reg[2]); 967*403e9cbcSPhilipp Tomsich 968*403e9cbcSPhilipp Tomsich /* 969*403e9cbcSPhilipp Tomsich * we use the 0x00000000~0xfdffffff space since 0xff000000~0xffffffff 970*403e9cbcSPhilipp Tomsich * is SoC register space (i.e. reserved), and 0xfe000000~0xfeffffff is 971*403e9cbcSPhilipp Tomsich * inaccessible for some IP controller. 972*403e9cbcSPhilipp Tomsich */ 973*403e9cbcSPhilipp Tomsich priv->info.size = min(priv->info.size, (size_t)0xfe000000); 974*403e9cbcSPhilipp Tomsich 975*403e9cbcSPhilipp Tomsich return 0; 976*403e9cbcSPhilipp Tomsich } 977*403e9cbcSPhilipp Tomsich 978*403e9cbcSPhilipp Tomsich static int rk3368_dmc_get_info(struct udevice *dev, struct ram_info *info) 979*403e9cbcSPhilipp Tomsich { 980*403e9cbcSPhilipp Tomsich struct dram_info *priv = dev_get_priv(dev); 981*403e9cbcSPhilipp Tomsich 982*403e9cbcSPhilipp Tomsich *info = priv->info; 983*403e9cbcSPhilipp Tomsich return 0; 984*403e9cbcSPhilipp Tomsich } 985*403e9cbcSPhilipp Tomsich 986*403e9cbcSPhilipp Tomsich static struct ram_ops rk3368_dmc_ops = { 987*403e9cbcSPhilipp Tomsich .get_info = rk3368_dmc_get_info, 988*403e9cbcSPhilipp Tomsich }; 989*403e9cbcSPhilipp Tomsich 990*403e9cbcSPhilipp Tomsich 991*403e9cbcSPhilipp Tomsich static const struct udevice_id rk3368_dmc_ids[] = { 992*403e9cbcSPhilipp Tomsich { .compatible = "rockchip,rk3368-dmc" }, 993*403e9cbcSPhilipp Tomsich { } 994*403e9cbcSPhilipp Tomsich }; 995*403e9cbcSPhilipp Tomsich 996*403e9cbcSPhilipp Tomsich U_BOOT_DRIVER(dmc_rk3368) = { 997*403e9cbcSPhilipp Tomsich .name = "rockchip_rk3368_dmc", 998*403e9cbcSPhilipp Tomsich .id = UCLASS_RAM, 999*403e9cbcSPhilipp Tomsich .of_match = rk3368_dmc_ids, 1000*403e9cbcSPhilipp Tomsich .ops = &rk3368_dmc_ops, 1001*403e9cbcSPhilipp Tomsich .probe = rk3368_dmc_probe, 1002*403e9cbcSPhilipp Tomsich .priv_auto_alloc_size = sizeof(struct dram_info), 1003*403e9cbcSPhilipp Tomsich .ofdata_to_platdata = rk3368_dmc_ofdata_to_platdata, 1004*403e9cbcSPhilipp Tomsich .probe = rk3368_dmc_probe, 1005*403e9cbcSPhilipp Tomsich .priv_auto_alloc_size = sizeof(struct dram_info), 1006*403e9cbcSPhilipp Tomsich .platdata_auto_alloc_size = sizeof(struct rk3368_sdram_params), 1007*403e9cbcSPhilipp Tomsich }; 1008